## 8-bit MCUs with ADC, safe reset, auto-reload timer, EEPROM and SPI

## Features

- 3.0 to 6.0 V supply operating range
- 8 MHz maximum clock frequency
- -40 to $+125^{\circ} \mathrm{C}$ operating temperature range
- Run, Wait and Stop modes
- 5 interrupt vectors
- Look-up table capability in program memory
- Data storage in program memory: user selectable size
- Data RAM: 128 bytes
- Data EEPROM: 128 bytes (not in ST6255C)
- User programmable options
- 21 I/O pins, fully programmable as:
- Input with pull-up resistor
- Input without pull-up resistor
- Input with interrupt generation
- Open-drain or push-pull output
- Analog Input
- $8 \mathrm{I} / \mathrm{O}$ lines can sink up to 30 mA to drive LEDs or TRIACs directly
- 8-bit Timer/Counter with 7-bit programmable prescaler
- 8-bit Auto-reload timer with 7-bit programmable prescaler (AR Timer)
- Digital watchdog
- Oscillator safe guard (not in ST6265B ROM devices)
- Low voltage detector for safe reset (not in ST6265B ROM devices)
- 8-bit A/D converter with 13 analog inputs
- 8-bit synchronous peripheral interface (SPI)
- On-chip clock oscillator can be driven by quartz crystal, ceramic resonator or RC network
- User configurable power-on reset
- One external non-maskable interrupt
- ST626x-EMU2 Emulation and Development System (connects to an MS-DOS PC via a parallel port)


PDIP28


PS028


SSOP28


CDIP28W
(See end of Datasheet for Ordering Information)

Table 1. Device summary

| Partnumber | OTP/EPROM/ROM <br> program memory <br> (Bytes) | EEPROM <br> (Bytes) |
| :---: | :---: | :---: |
| ST6255C | 3884 | - |
| ST6265C | 3884 | 128 |
| ST6265B | 3884 | 128 |


|  |  |
| :--- | :--- |
| ST | ST6200/01/03/08/09/10/15/20/25 |
| 62x | ST6218/28 |
|  | ST6252/53/55/60/62/63/65 |


| Ceibo Emulator | EB-ST62 |
| :--- | :--- |
| Supporting |  |
| ST62xx: | http://ceibo.com/eng/products/ebst62.shtml |
|  |  |


|  |  |
| :--- | :--- |
| ST | ST6200/01/03/08/09/10/15/20/25 |
| 62x | ST6218/28 |
|  | ST6252/53/55/60/62/63/65 |


| Ceibo Emulator | EB-ST62 |
| :--- | :--- |
| Supporting |  |
| ST62xx: | http://ceibo.com/eng/products/ebst62.shtml |
|  |  |

ST6255C ST6265C ST6265B ..... 1
1 GENERAL DESCRIPTION ..... 3
1.1 INTRODUCTION ..... 3
1.2 PIN DESCRIPTIONS ..... 4
1.3 MEMORY MAP ..... 5
1.4 PROGRAMMING MODES ..... 12
2 CENTRAL PROCESSING UNIT ..... 14
2.1 INTRODUCTION ..... 14
2.2 CPU REGISTERS ..... 14
3 CLOCKS, RESET, INTERRUPTS AND POWER SAVING MODES ..... 17
3.1 CLOCK SYSTEM ..... 17
3.2 DIGITAL WATCHDOG ..... 26
3.3 INTERRUPTS ..... 30
3.4 POWER SAVING MODES ..... 34
4 ON-CHIP PERIPHERALS ..... 36
4.1 I/O PORTS ..... 36
4.2 TIMER ..... 42
4.3 AUTO-RELOAD TIMER ..... 45
4.4 A/D CONVERTER (ADC) ..... 51
4.5 SERIAL PERIPHERAL INTERFACE (SPI) ..... 53
5 SOFTWARE ..... 58
5.1 ST6 ARCHITECTURE ..... 58
5.2 ADDRESSING MODES ..... 58
5.3 INSTRUCTION SET ..... 59
6 ELECTRICAL CHARACTERISTICS ..... 64
6.1 ABSOLUTE MAXIMUM RATINGS ..... 64
6.2 RECOMMENDED OPERATING CONDITIONS ..... 65
6.3 DC ELECTRICAL CHARACTERISTICS ..... 66
6.4 AC ELECTRICAL CHARACTERISTICS ..... 67
6.5 A/D CONVERTER CHARACTERISTICS ..... 68
6.6 TIMER CHARACTERISTICS ..... 68
6.7 SPI CHARACTERISTICS ..... 68
6.8 ARTIMER ELECTRICAL CHARACTERISTICS ..... 68
7 PACKAGE MECHANICAL DATA ..... 75
8 ORDERING INFORMATION ..... 78
8.1 OTP/EPROM DEVICES ..... 78
8.2 FASTROM DEVICES ..... 79
8.3 ROM DEVICES ..... 80
9 REVISION HISTORY ..... 83

## 1 GENERAL DESCRIPTION

### 1.1 INTRODUCTION

The ST6255C, and ST6265C devices are low cost members of the ST62xx 8-bit HCMOS family of microcontrollers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a building block approach: a common core is surrounded by a number of on-chip peripherals.
The ST62E65C is the erasable EPROM version of the ST62T65C OTP device, which may be used to emulate the ST62T55C and ST62T65C OTP devices, as well as the respective ST6255C and ST6265C ROM devices.

OTP and EPROM devices are functionally identical. The ROM based versions offer the same functionality selecting as ROM options the options de-
fined in the programmable option byte of the OTP/ EPROM versions.

OTP devices offer all the advantages of user programmability at low cost, which make them the ideal choice in a wide range of applications where frequent code changes, multiple code versions or last minute programmability are required.

These compact low-cost devices feature a Timer comprising an 8 -bit counter and a 7-bit programmable prescaler, an 8-bit Auto-Reload Timer, EEPROM data capability (except ST62T55C), a serial port communication interface, an 8-bit A/D Converter with 13 analog inputs and a Digital Watchdog timer, making them well suited for a wide range of automotive, appliance and industrial applications.

Figure 1. Block Diagram


### 1.2 PIN DESCRIPTIONS

$\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$. Power is supplied to the MCU via these two pins. $V_{D D}$ is the power connection and $V_{S S}$ is the ground connection.
OSCin and OSCout. These pins are internally connected to the on-chip oscillator circuit. A quartz crystal, a ceramic resonator or an external clock signal can be connected between these two pins. The OSCin pin is the input pin, the OSCout pin is the output pin.
$\overline{\operatorname{RESET}}$. The active-low $\overline{\text { RESET }}$ pin is used to restart the microcontroller.
TEST $/ V_{\text {pp }}$. The TEST must be held at $\mathrm{V}_{\text {SS }}$ for normal operation. If TEST pin is connected to a +12.5 V level during the reset phase, the EPROM/ OTP programming Mode is entered.
NMI. The NMI pin provides the capability for asynchronous interruption, by applying an external non maskable interrupt to the MCU. The NMI input is falling edge sensitive. It is provided with an on-chip pullup resistor (if option has been enabled), and Schmitt trigger characteristics.
PAO-PA7. These 8 lines are organized as one I/O port (A). Each line may be configured under software control as inputs with or without internal pullup resistors, interrupt generating inputs with pullup resistors, open-drain or push-pull outputs, analog inputs for the A/D converter.
PB0-PB5. These 6 lines are organized as one I/O port (B). Each line may be configured under software control as inputs with or without internal pullup resistors, interrupt generating inputs with pullup resistors, open-drain or push-pull outputs.
PBO-PB5 can also sink 30 mA for direct LED driving.

PB6/ARTIMin, PB7/ARTIMout. These pins are either Port B I/O bits or the Input and Output pins of the AR TIMER. To be used as timer input function PB6 has to be programmed as input with or without pull-up. A dedicated bit in the AR TIMER Mode Control Register sets PB7 as timer output function. PB6-PB7 can also sink 30 mA for direct LED driving.
PCO-PC4. These 5 lines are organized as one I/O port (C). Each line may be configured under software control as input with or without internal pullup resistor, interrupt generating input with pull-up resistor, analog input for the A/D converter, opendrain or push-pull output.
PC 1 can also be used as Timer I/O bit while PC2-PC4 can also be used as respectively Data in, Data out and Clock I/O pins for the on-chip SPI to carry the synchronous serial I/O signals.

Figure 2. Pin Configuration

| PB0 | 1 | 28 | PCO/Ain |
| :---: | :---: | :---: | :---: |
| PB1 | [2 | 27 | PC1/TIM1/Ain |
| $\mathrm{V}_{\mathrm{PP}} /$ TEST | 4 | 26 | PC2/Sin/Ain |
| PB2 | 4 | 25 | PC3/Sout/Ain |
| PB3 | $\square 5$ | 24 | PC4/Sck/Ain |
| PB4 | [6 | 23 | NMI |
| PB5 | [7 | 22 | RESET |
| ARTIMin/PB6 | [8 | 21 | OSCout |
| ARTIMout/PB7 | 4 | 20 | OSCin |
| Ain / PAO | $\square 10$ | 197 | PA7/Ain |
| $V_{\text {DD }}$ | -11 | 18 | PA6/Ain |
| $\mathrm{V}_{\text {SS }}$ | -12 | 17 | PA5/Ain |
| Ain/PA1 | -13 | 16 | PA4/Ain |
| Ain/PA2 | [14 | 15 | PA3/Ain |

### 1.3 MEMORY MAP

### 1.3.1 Introduction

The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the following paragraphs.

Briefly, Program space contains user program code in OTP and user vectors; Data space contains user data in RAM and in OTP, and Stack space accommodates six levels of stack for subroutine and interrupt service routine nesting.

Figure 3. Memory Addressing Diagram


## MEMORY MAP (Cont'd)

### 1.3.2 Program Space

Program Space comprises the instructions to be executed, the data required for immediate addressing mode instructions, the reserved factory test area and the user vectors. Program Space is addressed via the 12-bit Program Counter register (PC register).

## Program Memory Protection

The Program Memory in OTP or EPROM devices can be protected against external readout of memory by selecting the READOUT PROTECTION option in the option byte.
In the EPROM parts, READOUT PROTECTION option can be deactivated only by U.V. erasure that also results into the whole EPROM context erasure.
Note: Once the Readout Protection is activated, it is no longer possible, even for STMicroelectronics, to gain access to the OTP contents. Returned parts with a protection set can therefore not be accepted.

Figure 4. Program Memory Map

(*) Reserved areas should be filled with 0FFh

## MEMORY MAP (Cont'd)

### 1.3.3 Data Space

Data Space accommodates all the data necessary for processing the user program. This space comprises the RAM resource, the processor core and peripheral registers, as well as read-only data such as constants and look-up tables in OTP/ EPROM

## Data ROM

All read-only data is physically stored in program memory, which also accommodates the Program Space. The program memory consequently contains the program code to be executed, as well as the constants and look-up tables required by the application.
The Data Space locations in which the different constants and look-up tables are addressed by the processor core may be thought of as a 64-byte window through which it is possible to access the read-only data stored in OTP/EPROM.

## Data RAM/EEPROM

In ST62T55C, ST62T65C and ST62E65C devices, the data space includes 60 bytes of RAM, the accumulator ( A ), the indirect registers ( X ), ( Y ), the short direct registers (V), (W), the I/O port registers, the peripheral data and control registers, the interrupt option register and the Data ROM Window register (DRW register).
Additional RAM and EEPROM pages can also be addressed using banks of 64 bytes located between addresses 00h and 3Fh.

### 1.3.4 Stack Space

Stack space consists of six 12-bit registers which are used to stack subroutine and interrupt return addresses, as well as the current program counter contents.

Table 1. Additional RAM/EEPROM Banks

| Device | RAM | EEPROM |
| :--- | :---: | :---: |
| ST62T55C | $1 \times 64$ bytes | - |
| ST62T65C/E65C | $1 \times 64$ bytes | $2 \times 64$ bytes |

Table 2. Data Memory Space

| RAM and EEPROM | 000h |
| :---: | :---: |
| DATA ROM WINDOW AREA |  |
|  | 07Fh |
| X REGISTER 080h |  |
| Y REGISTER 081h |  |
| V REGISTER 082h |  |
| W REGISTER 083h |  |
| DATA RAM 60 BYTES | 84h |
| PORT A DATA REGISTER | OCOh |
| PORT B DATA REGISTER | 0C1h |
| PORT C DATA REGISTER | 0C2h |
| RESERVED | 0C3h |
| PORT A DIRECTION REGISTER | 0C4h |
| PORT B DIRECTION REGISTER | 0C5h |
| PORT C DIRECTION REGISTER | 0C6h |
| RESERVED | 0C7h |
| INTERRUPT OPTION REGISTER | 0C8h* |
| DATA ROM WINDOW REGISTER | 0C9h* |
| RESERVED | OCAh |
| PORT A OPTION REGISTER | OCCh |
| PORT B OPTION REGISTER | OCDh |
| PORT C OPTION REGISTER | OCEh |
| RESERVED | OCFh |
| A/D DATA REGISTER | ODOh |
| A/D CONTROL REGISTER | 0D1h |
| TIMER PRESCALER REGISTER | 0D2h |
| TIMER COUNTER REGISTER | 0D3h |
| TIMER STATUS CONTROL REGISTER | 0D4h |
| AR TIMER MODE CONTROL REGISTER | 0D5h |
| AR TIMER STATUS/CONTROL REGISTER1 | 0D6h |
| AR TIMER STATUS/CONTROL REGISTER2 | 0D7h |
| WATCHDOG REGISTER | 0D8h |
| AR TIMER RELOAD/CAPTURE REGISTER | 0D9h |
| AR TIMER COMPARE REGISTER | ODAh |
| AR TIMER LOAD REGISTER | ODBh |
| OSCILLATOR CONTROL REGISTER | ODCh |
| MISCELLANEOUS | ODDh |
| RESERVED | ODEh ODFh |
| SPI DATA REGISTER | OEOh |
| SPI DIVIDER REGISTER | 0E1h |
| SPI MODE REGISTER | OE2h |
| RESERVED | 0E3h |
| DATA RAM/EEPROM REGISTER | 0E8h* |
| RESERVED | 0E9h |
| EEPROM CONTROL REGISTER | OEAh |
| RESERVED | OEBh OFEh |
| ACCUMULATOR | OFFh |

000h
03Fh
040h

07Fh
080h
081h
082h
084h
0BFh
OCOh
OC1h

0C3h
OC4h
C5h

0C7h
$0 \mathrm{C} 8 \mathrm{~h}^{*}$
0C9h*
0CBh
0CCh
OCDh
OCFh
0DOh
0D1h
0D3h
0D4h
0D5h
D6h

0D8h
0D9h
DAh

ODCh*
ODDh
DDEh

OEOh
OE1h
E2h
0E7h
E8h*
E9h
DEAh
EBh
OFFh

## MEMORY MAP (Cont'd)

### 1.3.5 Data Window Register (DWR)

The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, between address 0000h and 0FFFh (top memory address depends on the specific device). All the program memory can therefore be used to store either instructions or read-only data. Indeed, the window can be moved in steps of 64 bytes along the program memory by writing the appropriate code in the Data Window Register (DWR).
The DWR can be addressed like any RAM location in the Data Space, it is however a write-only register and therefore cannot be accessed using singlebit operations. This register is used to position the 64-byte read-only data window (from address 40h to address 7Fh of the Data space) in program memory in 64-byte steps. The effective address of the byte to be read as data in program memory is obtained by concatenating the 6 least significant bits of the register address given in the instruction (as least significant bits) and the content of the DWR register (as most significant bits), as illustrated in Figure 5 below. For instance, when addressing location 0040h of the Data Space, with 0 loaded in the DWR register, the physical location addressed in program memory is 00h. The DWR register is not cleared on reset, therefore it must be written to prior to the first access to the Data readonly memory window area.

## Data Window Register (DWR)

Address: 0C9h - Write Only


Bits 6, $7=$ Not used.
Bit 5-0 = DWR5-DWR0: Data read-only memory Window Register Bits. These are the Data readonly memory Window bits that correspond to the upper bits of the data read-only memory space.
Caution: This register is undefined on reset. Neither read nor single bit instructions may be used to address this register.
Note: Care is required when handling the DWR register as it is write only. For this reason, the DWR contents should not be changed while executing an interrupt service routine, as the service routine cannot save and then restore the register's previous contents. If it is impossible to avoid writing to the DWR during the interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to the DWR, it must also write to the image register. The image register must be written first so that, if an interrupt occurs between the two instructions, the DWR is not affected.

Figure 5. Data read-only memory Window Memory Addressing


MEMORY MAP (Cont'd)

### 1.3.6 Data RAM/EEPROM Bank Register (DRBR)

Address: E8h - Write only
7

| - | - | - | DRBR <br> 4 | - | - | DRBR <br> 1 | DRBR <br> 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bit 7-5 = These bits are not used
Bit 4 - DRBR4. This bit, when set, selects RAM Page 2.
Bit 3-2 - Reserved. These bits are not used.
Bit 1 - DRBR1. This bit, when set, selects EEPROM Page 1, when available.
Bit 0 - DRBRO. This bit, when set, selects EEPROM Page 0, when available.
The selection of the bank is made by programming the Data RAM Bank Switch register (DRBR register) located at address E8h of the Data Space according to Table 1. No more than one bank should be set at a time.
The DRBR register can be addressed like a RAM Data Space at the address E8h; nevertheless it is a write only register that cannot be accessed with single-bit operations. This register is used to select the desired 64-byte RAM/EEPROM bank of the Data Space. The bank number has to be loaded in the DRBR register and the instruction has to point to the selected location as if it was in bank 0 (from 00h address to 3Fh address).
This register is not cleared during the MCU initialization, therefore it must be written before the first access to the Data Space bank region. Refer to
the Data Space description for additional information. The DRBR register is not modified when an interrupt or a subroutine occurs.

## Notes:

Care is required when handling the DRBR register as it is write only. For this reason, it is not allowed to change the DRBR contents while executing interrupt service routine, as the service routine cannot save and then restore its previous content. If it is impossible to avoid the writing of this register in interrupt service routine, an image of this register must be saved in a RAM location, and each time the program writes to DRBR it must write also to the image register. The image register must be written first, so if an interrupt occurs between the two instructions the DRBR is not affected.
In DRBR Register, only 1 bit must be set. Otherwise two or more pages are enabled in parallel, producing errors.
Care must also be taken not to change the E2PROM page (when available) when the parallel writing mode is set for the E2PROM, as defined in EECTL register.
Table 3. Data RAM Bank Register Set-up

| DRBR | ST62T55C | ST62T65C/E65C |
| :---: | :---: | :---: |
| 00 | None | None |
| 01 | Not Available | EEPROM Page 0 |
| 02 | Not Available | EEPROM Page 1 |
| 08 | Not Available | Not Available |
| 10 h | RAM Page 2 | RAM Page 2 |
| other | Reserved | Reserved |

## MEMORY MAP (Cont'd)

### 1.3.7 EEPROM Description

EEPROM memory is located in 64-byte pages in data space. This memory may be used by the user program for non-volatile data storage.
Data space from 00h to 3Fh is paged as described in Table 4. EEPROM locations are accessed directly by addressing these paged sections of data space.
The EEPROM does not require dedicated instructions for read or write access. Once selected via the Data RAM Bank Register, the active EEPROM page is controlled by the EEPROM Control Register (EECTL), which is described below.
Bit E20FF of the EECTL register must be reset prior to any write or read access to the EEPROM. If no bank has been selected, or if E2OFF is set, any access is meaningless.
Programming must be enabled by setting the E2ENA bit of the EECTL register.
The E2BUSY bit of the EECTL register is set when the EEPROM is performing a programming cycle. Any access to the EEPROM when E2BUSY is set is meaningless.
Provided E2OFF and E2BUSY are reset, an EEPROM location is read just like any other data location, also in terms of access time.
Writing to the EEPROM may be carried out in two modes: Byte Mode (BMODE) and Parallel Mode
(PMODE). In BMODE, one byte is accessed at a time, while in PMODE up to 8 bytes in the same row are programmed simultaneously (with consequent speed and power consumption advantages, the latter being particularly important in battery powered circuits).

## General Notes:

Data should be written directly to the intended address in EEPROM space. There is no buffer memory between data RAM and the EEPROM space.
When the EEPROM is busy (E2BUSY = "1") EECTL cannot be accessed in write mode, it is only possible to read the status of E2BUSY. This implies that as long as the EEPROM is busy, it is not possible to change the status of the EEPROM Control Register. EECTL bits 4 and 5 are reserved and must never be set.
Care is required when dealing with the EECTL register, as some bits are write only. For this reason, the EECTL contents must not be altered while executing an interrupt service routine.
If it is impossible to avoid writing to this register within an interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to EECTL it must also write to the image register. The image register must be written to first so that, if an interrupt occurs between the two instructions, the EECTL will not be affected.

Table 4. Row Arrangement for Parallel Writing of EEPROM Locations


Note: The EEPROM is disabled as soon as STOP instruction is executed in order to achieve the lowest power-consumption.

## MEMORY MAP (Cont'd)

## Additional Notes on Parallel Mode:

If the user wishes to perform parallel programming, the first step should be to set the E2PAR2 bit. From this time on, the EEPROM will be addressed in write mode, the ROW address and the data will be latched and it will be possible to change them only at the end of the programming cycle or by resetting E2PAR2 without programming the EEPROM. After the ROW address is latched, the MCU can only "see" the selected EEPROM row and any attempt to write or read other rows will produce errors.
The EEPROM should not be read while E2PAR2 is set.
As soon as the E2PAR2 bit is set, the 8 volatile ROW latches are cleared. From this moment on, the user can load data in all or in part of the ROW. Setting E2PAR1 will modify the EEPROM registers corresponding to the ROW latches accessed after E2PAR2. For example, if the software sets E2PAR2 and accesses the EEPROM by writing to addresses 18h, 1 Ah and 1 Bh , and then sets E2PAR1, these three registers will be modified simultaneously; the remaining bytes in the row will be unaffected.
Note that E2PAR2 is internally reset at the end of the programming cycle. This implies that the user must set the E2PAR2 bit between two parallel programming cycles. Note that if the user tries to set E2PAR1 while E2PAR2 is not set, there will be no programming cycle and the E2PAR1 bit will be unaffected. Consequently, the E2PAR1 bit cannot be set if E2ENA is low. The E2PAR1 bit can be set by the user, only if the E2ENA and E2PAR2 bits are also set.
Notes: The EEPROM page shall not be changed through the DRBR register when the E2PAR2 bit is set.

## EEPROM Control Register (EECTL)

Address: EAh — Read/Write
Reset status: 00h

| 7 |
| :--- |
| D7 |
| E2O |
| FF | D5

Bit 7 = D7: Unused.
Bit 6 = E2OFF: Stand-by Enable Bit. WRITE ONLY. If this bit is set the EEPROM is disabled (any access will be meaningless) and the power consumption of the EEPROM is reduced to its lowest value.

Bit 5-4 = D5-D4: Reserved. MUST be kept reset.
Bit 3 = E2PAR1: Parallel Start Bit. WRITE ONLY. Once in Parallel Mode, as soon as the user software sets the E2PAR1 bit, parallel writing of the 8 adjacent registers will start. This bit is internally reset at the end of the programming procedure. Note that less than 8 bytes can be written if required, the undefined bytes being unaffected by the parallel programming cycle; this is explained in greater detail in the Additional Notes on Parallel Mode overleaf.
Bit 2 = E2PAR2: Parallel Mode En. Bit. WRITE ONLY. This bit must be set by the user program in order to perform parallel programming. If E2PAR2 is set and the parallel start bit (E2PAR1) is reset, up to 8 adjacent bytes can be written simultaneously. These 8 adjacent bytes are considered as a row, whose address lines A7, A6, A5, A4, A3 are fixed while $A 2, A 1$ and $A 0$ are the changing bits, as illustrated in Figure 4. E2PAR2 is automatically reset at the end of any parallel programming procedure. It can be reset by the user software before starting the programming procedure, thus leaving the EEPROM registers unchanged.
Bit 1 = E2BUSY: EEPROM Busy Bit. READ ONLY. This bit is automatically set by the EEPROM control logic when the EEPROM is in programming mode. The user program should test it before any EEPROM read or write operation; any attempt to access the EEPROM while the busy bit is set will be aborted and the writing procedure in progress will be completed.
Bit $0=$ E2ENA: EEPROM Enable Bit. WRITE ONLY. This bit enables programming of the EEPROM cells. It must be set before any write to the EEPROM register. Any attempt to write to the EEP-

ROM when E2ENA is low is meaningless and will not trigger a write cycle.

### 1.4 PROGRAMMING MODES

### 1.4.1 Option Bytes

The two Option Bytes allow configuration capability to the MCUs. Option byte's content is automatically read, and the selected options enabled, when the chip reset is activated.
It can only be accessed during the programming mode. This access is made either automatically (copy from a master device) or by selecting the OPTION BYTE PROGRAMMING mode of the programmer.
The option bytes are located in a non-user map. No address has to be specified.

EPROM Code Option Byte (LSB)


## EPROM Code Option Byte (MSB)



D15-D13. Reserved. Must be cleared.
ADC SYNCHRO. When set, an A/D conversion is started upon WAIT instruction execution, in order to reduce supply noise. When this bit is low, an A/ D conversion is started as soon as the STA bit of the A/D Converter Control Register is set.
D11-D10. Reserved, must be cleared.
NMI PULL. NMI Pull-Up. This bit must be set high to configure the NMI pin with a pull-up resistor. When it is low, no pull-up is provided.

LVD. LVD RESET enable.When this bit is set, safe RESET is performed by MCU when the supply voltage is too low. When this bit is cleared, only power-on reset or external RESET are active.
PROTECT. Readout Protection. This bit allows the protection of the software contents against piracy. When the bit PROTECT is set high, readout of the OTP contents is prevented by hardware. When this bit is low, the user program can be read.
EXTCNTL. External STOP MODE control. When EXTCNTL is high, STOP mode is available with watchdog active by setting NMI pin to one. When EXTCNTL is low, STOP mode is not available with the watchdog active.
PB2-3 PULL. When set this bit removes pull-up at reset on PB2-PB3 pins. When cleared PB2-PB3 pins have an internal pull-up resistor at reset.
PB0-1 PULL. When set this bit removes pull-up at reset on PB0-PB1 pins. When cleared PB0-PB1 pins have an internal pull-up resistor at reset.
WDACT. This bit controls the watchdog activation. When it is high, hardware activation is selected. The software activation is selected when WDACT is low.
DELAY. This bit enables the selection of the delay internally generated after the internal reset (external pin, LVD, or watchdog activated) is released. When DELAY is low, the delay is 2048 cycles of the oscillator, it is of 32768 cycles when DELAY is high.
OSCIL. Oscillator selection. When this bit is low, the oscillator must be controlled by a quartz crystal, a ceramic resonator or an external frequency. When it is high, the oscillator must be controlled by an RC network, with only the resistor having to be externally provided.
OSGEN. Oscillator Safe Guard. This bit must be set high to enable the Oscillator Safe Guard. When this bit is low, the OSG is disabled.
The Option byte is written during programming either by using the PC menu (PC driven Mode) or automatically (stand-alone mode).

## PROGRAMMING MODES (Cont'd)

### 1.4.2 EPROM Erasing

The EPROM of the windowed package of the MCUs may be erased by exposure to Ultra Violet light. The erasure characteristic of the MCUs is such that erasure begins when the memory is exposed to light with a wave lengths shorter than approximately $4000 \AA$. It should be noted that sunlight and some types of fluorescent lamps have wavelengths in the range 3000-4000 .
It is thus recommended that the window of the MCUs packages be covered by an opaque label to
prevent unintentional erasure problems when testing the application in such an environment.
The recommended erasure procedure of the MCUs EPROM is the exposure to short wave ultraviolet light which have a wave-length 2537A. The integrated dose (i.e. U.V. intensity x exposure time) for erasure should be a minimum of 15 W $\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The ST62E65C should be placed within 2.5 cm (1Inch) of the lamp tubes during erasure.

## 2 CENTRAL PROCESSING UNIT

### 2.1 INTRODUCTION

The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought of as an independent central processor communicating with on-chip I/O, Memory and Peripherals via internal address, data, and control buses. In-core communication is arranged as
shown in Figure 6; the controller being externally linked to both the Reset and Oscillator circuits, while the core is linked to the dedicated on-chip peripherals via the serial data bus and indirectly, for interrupt purposes, through the control registers.

### 2.2 CPU REGISTERS

The ST6 Family CPU core features six registers and three pairs of flags available to the programmer. These are described in the following paragraphs.
Accumulator (A). The accumulator is an 8-bit general purpose register used in all arithmetic calculations, logical operations, and data manipulations. The accumulator can be addressed in Data space as a RAM location at address FFh. Thus the ST6 can manipulate the accumulator just like any other register in Data space.
Indirect Registers (X, Y). These two indirect registers are used as pointers to memory locations in Data space. They are used in the register-indirect addressing mode. These registers can be addressed in the data space as RAM locations at addresses $80 \mathrm{~h}(\mathrm{X})$ and $81 \mathrm{~h}(\mathrm{Y})$. They can also be accessed with the direct, short direct, or bit direct addressing modes. Accordingly, the ST6 instruction
set can use the indirect registers as any other register of the data space.
Short Direct Registers (V, W). These two registers are used to save a byte in short direct addressing mode. They can be addressed in Data space as RAM locations at addresses $82 \mathrm{~h}(\mathrm{~V})$ and 83h (W). They can also be accessed using the direct and bit direct addressing modes. Thus, the ST6 instruction set can use the short direct registers as any other register of the data space.
Program Counter (PC). The program counter is a 12-bit register which contains the address of the next ROM location to be processed by the core. This ROM location may be an opcode, an operand, or the address of an operand. The 12-bit length allows the direct addressing of 4096 bytes in Program space.

Figure 6. ST6 Core Block Diagram


## CPU REGISTERS (Cont'd)

However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program Bank Switch register.
The PC value is incremented after reading the address of the current instruction. To execute relative jumps, the PC and the offset are shifted through the ALU, where they are added; the result is then shifted back into the PC. The program counter can be changed in the following ways:

$$
\begin{array}{ll}
\text { - JP (Jump) instruction } & \mathrm{PC}=\text { Jump address } \\
\text { - CALL instruction } & \mathrm{PC}=\text { Call address }
\end{array}
$$

- Relative Branch Instruction.PC= PC +/- offset
- Interrupt $\quad \mathrm{PC}=$ Interrupt vector
- Reset PC= Reset vector
- RET \& RETI instructions PC= Pop (stack)
- Normal instruction $\mathrm{PC}=\mathrm{PC}+1$

Flags (C, Z). The ST6 CPU includes three pairs of flags (Carry and Zero), each pair being associated with one of the three normal modes of operation: Normal mode, Interrupt mode and Non Maskable Interrupt mode. Each pair consists of a CARRY flag and a ZERO flag. One pair (CN, ZN) is used during Normal operation, another pair is used during Interrupt mode ( $\mathrm{Cl}, \mathrm{Zl}$ ), and a third pair is used in the Non Maskable Interrupt mode (CNMI, ZNMI).

The ST6 CPU uses the pair of flags associated with the current mode: as soon as an interrupt (or a Non Maskable Interrupt) is generated, the ST6 CPU uses the Interrupt flags (resp. the NMI flags) instead of the Normal flags. When the RETI instruction is executed, the previously used set of flags is restored. It should be noted that each flag set can only be addressed in its own context (Non Maskable Interrupt, Normal Interrupt or Main routine). The flags are not cleared during context switching and thus retain their status
The Carry flag is set when a carry or a borrow occurs during arithmetic operations; otherwise it is cleared. The Carry flag is also set to the value of the bit tested in a bit test instruction; it also participates in the rotate left instruction.
The Zero flag is set if the result of the last arithmetic or logical operation was equal to zero; otherwise it is cleared.
Switching between the three sets of flags is performed automatically when an NMI, an interrupt or a RETI instructions occurs. As the NMI mode is
automatically selected after the reset of the MCU, the ST6 core uses at first the NMI flags.
Stack. The ST6 CPU includes a true LIFO hardware stack which eliminates the need for a stack pointer. The stack consists of six separate 12-bit RAM locations that do not belong to the data space RAM area. When a subroutine call (or interrupt request) occurs, the contents of each level are shifted into the next higher level, while the content of the PC is shifted into the first level (the original contents of the sixth stack level are lost). When a subroutine or interrupt return occurs (RET or RETI instructions), the first level register is shifted back into the PC and the value of each level is popped back into the previous level. Since the accumulator, in common with all other data space registers, is not stored in this stack, management of these registers should be performed within the subroutine. The stack will remain in its "deepest" position if more than 6 nested calls or interrupts are executed, and consequently the last return address will be lost. It will also remain in its highest position if the stack is empty and a RET or RETI is executed. In this case the next instruction will be executed.

Figure 7. ST6 CPU Programming Mode


## 3 CLOCKS, RESET, INTERRUPTS AND POWER SAVING MODES

### 3.1 CLOCK SYSTEM

The MCU features a Main Oscillator which can be driven by an external clock, or used in conjunction with an AT-cut parallel resonant crystal or a suitable ceramic resonator, or with an external resistor $\left(R_{\text {NET }}\right)$. In addition, a Low Frequency Auxiliary Oscillator (LFAO) can be switched in for security reasons, to reduce power consumption, or to offer the benefits of a back-up clock system.
The Oscillator Safeguard (OSG) option filters spikes from the oscillator lines, provides access to the LFAO to provide a backup oscillator in the event of main oscillator failure and also automatically limits the internal clock frequency ( $\mathrm{f}_{\mathrm{INT}}$ ) as a function of $\mathrm{V}_{\mathrm{DD}}$, in order to guarantee correct operation. These functions are illustrated in Figure 9, Figure 10, Figure 11 and Figure 12.
A programmable divider on $\mathrm{F}_{\mathrm{INT}}$ is also provided in order to adjust the internal clock of the MCU to the best power consumption and performance tradeoff.
Figure 8 illustrates various possible oscillator configurations using an external crystal or ceramic resonator, an external clock input, an external resistor $\left(R_{N E T}\right)$, or the lowest cost solution using only the LFAO. $\mathrm{C}_{\mathrm{L} 1}$ an $\mathrm{C}_{\mathrm{L} 2}$ should have a capacitance in the range 12 to 22 pF for an oscillator frequency in the 4-8 MHz range.
The internal MCU clock frequency ( $\mathrm{f}_{\mathrm{INT}}$ ) is divided by 12 to drive the Timer, the A/D converter and the Watchdog timer, and by 13 to drive the CPU core, as may be seen in Figure 11.
With an 8 MHz oscillator frequency, the fastest machine cycle is therefore $1.625 \mu \mathrm{~s}$.
A machine cycle is the smallest unit of time needed to execute any operation (for instance, to increment the Program Counter). An instruction may require two, four, or five machine cycles for execution.

### 3.1.1 Main Oscillator

The oscillator configuration may be specified by selecting the appropriate option. When the CRYSTAL/ RESONATORoptionisselected, itmustbeusedwith a quartz crystal, a ceramic resonator or an external signal provided ontheOSCinpin. WhentheRCNETWORK option is selected, the system clock is generated by an external resistor.
The main oscillator can be turned off (when the OSG ENABLED option is selected) by setting the OSCOFF bit of the ADC Control Register. The Low Frequency Auxiliary Oscillator is automatically started.

Figure 8. Oscillator Configurations


## CLOCK SYSTEM (Cont'd)

Turning on the main oscillator is achieved by resetting the OSCOFF bit of the A/D Converter Control Register or by resetting the MCU. Restarting the main oscillator implies a delay comprising the oscillator start up delay period plus the duration of the software instruction at $\mathrm{f}_{\text {LFAO }}$ clock frequency.

### 3.1.2 Low Frequency Auxiliary Oscillator (LFAO)

The Low Frequency Auxiliary Oscillator has three main purposes. Firstly, it can be used to reduce power consumption in non timing critical routines. Secondly, it offers a fully integrated system clock, without any external components. Lastly, it acts as a safety oscillator in case of main oscillator failure.
This oscillator is available when the OSG ENABLED option is selected. In this case, it automatically starts one of its periods after the first missing edge from the main oscillator, whatever the reason (main oscillator defective, no clock circuitry provided, main oscillator switched off...).
User code, normal interrupts, WAIT and STOP instructions, are processed as normal, at the reduced $f_{\text {LFAO }}$ frequency. The A/D converter accuracy is decreased, since the internal frequency is below 1 MHz .
At power on, the Low Frequency Auxiliary Oscillator starts faster than the Main Oscillator. It therefore feeds the on-chip counter generating the POR delay until the Main Oscillator runs.
The Low Frequency Auxiliary Oscillator is automatically switched off as soon as the main oscillator starts.

## ADCR

Address: 0D1h — Read/Write
7

| ADCR | ADCR | ADCR | ADCR | ADCR | OSC | ADCR | ADCR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | OFF | 1 | 0 |

Bit 7-3, 1-0= ADCR7-ADCR3, ADCR1-ADCR0: ADC Control Register. These bits are reserved for ADC Control.
Bit $2=$ OSCOFF. When low, this bit enables main oscillator to run. The main oscillator is switched off when OSCOFF is high.

### 3.1.3 Oscillator Safe Guard

The Oscillator Safe Guard (OSG) affords drastically increased operational integrity in ST62xx devices. The OSG circuit provides three basic func-
tions: it filters spikes from the oscillator lines which would result in over frequency to the ST62 CPU; it gives access to the Low Frequency Auxiliary Oscillator (LFAO), used to ensure minimum processing in case of main oscillator failure, to offer reduced power consumption or to provide a fixed frequency low cost oscillator; finally, it automatically limits the internal clock frequency as a function of supply voltage, in order to ensure correct operation even if the power supply should drop.
The OSG is enabled or disabled by choosing the relevant OSG option. It may be viewed as a filter whose cross-over frequency is device dependent.
Spikes on the oscillator lines result in an effectively increased internal clock frequency. In the absence of an OSG circuit, this may lead to an over frequency for a given power supply voltage. The OSG filters out such spikes (as illustrated in Figure 9). In all cases, when the OSG is active, the maximum internal clock frequency, $\mathrm{f}_{\mathrm{INT}}$, is limited to $\mathrm{f}_{\mathrm{OSG}}$, which is supply voltage dependent. This relationship is illustrated in Figure 12.
When the OSG is enabled, the Low Frequency Auxiliary Oscillator may be accessed. This oscillator starts operating after the first missing edge of the main oscillator (see Figure 10).
Over-frequency, at a given power supply level, is seen by the OSG as spikes; it therefore filters out some cycles in order that the internal clock frequency of the device is kept within the range the particular device can stand (depending on $\mathrm{V}_{\mathrm{DD}}$ ), and below $\mathrm{f}_{\mathrm{OSG}}$ : the maximum authorised frequency with OSG enabled.
Note. The OSG should be used wherever possible as it provides maximum safety. Care must be taken, however, as it can increase power consumption and reduce the maximum operating frequency to fosg.
Warning: Care has to be taken when using the OSG, as the internal frequency is defined between a minimum and a maximum value and is not accurate.
For precise timing measurements, it is not recommended to use the OSG and it should not be enabled in applications that use the SPI or the UART.
It should also be noted that power consumption in Stop mode is higher when the OSG is enabled (around $50 \mu \mathrm{~A}$ at nominal conditions and room temperature).

## CLOCK SYSTEM (Cont’d)

Figure 9. OSG Filtering Principle


Figure 10. OSG Emergency Oscillator Principle


CLOCK SYSTEM (Cont'd)

## Oscillator Control Registers

Address: DCh - Write only
Reset State: 00h


Bit 7-4. These bits are not used.
Bit 3. Reserved. Cleared at Reset. Must be kept cleared.
Bit 2. Reserved. Must be kept low.
RS1-RS0. These bits select the division ratio of the Oscillator Divider in order to generate the internal frequency. The following selctions are available:

| RS1 | RS0 | Division Ratio |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 2 |
| 1 | 0 | 4 |
| 1 | 1 | 4 |

Note: Care is required when handling the OSCR register as some bits are write only. For this reason, it is not allowed to change the OSCR contents while executing interrupt service routine, as the service routine cannot save and then restore its previous content. If it is impossible to avoid the writing of this register in interrupt service routine, an image of this register must be saved in a RAM location, and each time the program writes to OSCR it must write also to the image register. The image register must be written first, so if an interrupt occurs between the two instructions the OSCR is not affected.

## CLOCK SYSTEM (Cont'd)

Figure 11. Clock Circuit Block Diagram


Figure 12. Maximum Operating Frequency ( $\mathrm{f}_{\mathrm{MAX}}$ ) versus Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ )


## Notes:

1. In this area, operation is guaranteed at the quartz crystal frequency.
2. When the OSG is disabled, operation in this area is guaranteed at the crystal frequency. When the OSG is enabled, operation in this area is guaranteed at a frequency of at least fOSG Min.
3. When the OSG is disabled, operation in this
area is guaranteed at the quartz crystal frequency. When the OSG is enabled, access to this area is prevented. The internal frequency is kept a $\mathrm{f}_{\mathrm{OSG}}$.
4. When the OSG is disabled, operation in this area is not guaranteed
When the OSG is enabled, access to this area is prevented. The internal frequency is kept at $\mathrm{f}_{\text {OSG }}$.

### 3.1.4 RESETS

The MCU can be reset in four ways:

- by the external Reset input being pulled low;
- by Power-on Reset;
- by the digital Watchdog peripheral timing out.
- by Low Voltage Detection (LVD)


### 3.1.5 RESET Input

The $\overline{\text { RESET }}$ pin may be connected to a device of the application board in order to reset the MCU if required. The RESET pin may be pulled low in RUN, WAIT or STOP mode. This input can be used to reset the MCU internal state and ensure a correct start-up procedure. The pin is active low and features a Schmitt trigger input. The internal Reset signal is generated by adding a delay to the external signal. Therefore even short pulses on the RESET pin are acceptable, provided $V_{D D}$ has completed its rising phase and that the oscillator is running correctly (normal RUN or WAIT modes). The MCU is kept in the Reset state as long as the RESET pin is held low.
If RESET activation occurs in the RUN or WAIT modes, processing of the user program is stopped (RUN mode only), the Inputs and Outputs are configured as inputs with pull-up resistors and the main Oscillator is restarted. When the level on the RESET pin then goes high, the initialization sequence is executed following expiry of the internal delay period.
If $\overline{R E S E T}$ pin activation occurs in the STOP mode, the oscillator starts up and all Inputs and Outputs are configured as inputs with pull-up resistors. When the level of the RESET pin then goes high, the initialization sequence is executed following expiry of the internal delay period.

### 3.1.6 Power-on Reset

The function of the POR circuit consists in waking up the MCU by detecting around 2 V a dynamic (rising edge) variation of the VDD Supply. At the beginning of this sequence, the MCU is configured in the Reset state: all I/O ports are configured as inputs with pull-up resistors and no instruction is executed. When the power supply voltage rises to a sufficient level, the oscillator starts to operate, whereupon an internal delay is initiated, in order to allow the oscillator to fully stabilize before executing the first instruction. The initialization sequence
is executed immediately following the internal delay.
To ensure correct start-up, the user should take care that the VDD Supply is stabilized at a sufficient level for the chosen frequency (see recommended operation) before the reset signal is released. In addition, supply rising must start from OV.
As a consequence, the POR does not allow to supervise static, slowly rising, or falling, or noisy (presenting oscillation) VDD supplies.
An external RC network connected to the RESET pin, or the LVD reset can be used instead to get the best performances.

Figure 13. Reset and Interrupt Processing


## RESETS (Cont'd)

### 3.1.7 Watchdog Reset

The MCU provides a Watchdog timer function in order to ensure graceful recovery from software upsets. If the Watchdog register is not refreshed before an end-of-count condition is reached, the internal reset will be activated. This, amongst other things, resets the watchdog counter.

The MCU restarts just as though the Reset had been generated by the RESET pin, including the built-in stabilisation delay period.

### 3.1.8 LVD Reset

The on-chip Low Voltage Detector, selectable as user option, features static Reset when supply voltage is below a reference value. Thanks to this feature, external reset circuit can be removed while keeping the application safety. This SAFE RESET is effective as well in Power-on phase as in power supply drop with different reference val-
ues, allowing hysteresis effect. Reference value in case of voltage drop has been set lower than the reference value for power-on in order to avoid any parasitic Reset when MCU start's running and sinking current on the supply.
As long as the supply voltage is below the reference value, there is a internal and static RESET command. The MCU can start only when the supply voltage rises over the reference value. Therefore, only two operating mode exist for the MCU: RESET active below the voltage reference, and running mode over the voltage reference as shown on the Figure 14, that represents a powerup, power-down sequence.
Note: When the RESET state is controlled by one of the internal RESET sources (Low Voltage Detector, Watchdog, Power on Reset), the RESET pin is tied to low logic level.

Figure 14. LVD Reset on Power-on and Power-down (Brown-out)


### 3.1.9 Application Notes

No external resistor is required between $\mathrm{V}_{\mathrm{DD}}$ and the Reset pin, thanks to the built-in pull-up device.

Direct external connection of the pin RESET to $\mathrm{V}_{\mathrm{DD}}$ must be avoided in order to ensure safe behaviour of the internal reset sources (AND.Wired structure).

## RESETS (Cont'd)

### 3.1.10 MCU Initialization Sequence

When a reset occurs the stack is reset, the PC is loaded with the address of the Reset Vector (located in program ROM starting at address 0FFEh). A jump to the beginning of the user program must be coded at this address. Following a Reset, the Interrupt flag is automatically set, so that the CPU is in Non Maskable Interrupt mode; this prevents the initialisation routine from being interrupted. The initialisation routine should therefore be terminated by a RETI instruction, in order to revert to normal mode and enable interrupts. If no pending interrupt is present at the end of the initialisation routine, the MCU will continue by processing the instruction immediately following the RETI instruction. If, however, a pending interrupt is present, it will be serviced.

Figure 15. Reset and Interrupt Processing


Figure 16. Reset Block Diagram


## RESETS (Cont'd)

Table 5. Register Reset Status

| Register | Address(es) | Status | Comment |
| :---: | :---: | :---: | :---: |
| Oscillator Control Register | ODCh | 00h |  |
| EEPROM Control Register | OEAh | 00h | EEPROM disabled (if available) |
| Port Data Registers | 0COh to 0C2h | 00h | I/O are Input with pull-up |
| Port Direction Register | 0 C 4 h to 0C6h | 00h | I/O are Input with pull-up |
| Port Option Register | OCCh to OCEh | 00h | I/O are Input with pull-up |
| Interrupt Option Register | 0C8h | 00h | Interrupt disabled |
| TIMER Status/Control | 0D4h | 00h | TIMER disabled |
| AR TIMER Mode Control Register | 0D5h | 00h | AR TIMER stopped |
| AR TIMER Status/Control 0 Register | 0D6h | 02h |  |
| AR TIMER Status/Control 1 Register | 0D7h | 00h |  |
| AR TIMER Compare Register | 0DAh | 00h |  |
| AR TIMER Load Register | ODBh | 00h |  |
| Miscellaneous Register | ODDh | 00h | SPI Output not connected to PC3 |
| SPI Registers | OEOh to 0E2h | 00h | SPI disabled |
| SPI DIV Register | OE1h | 00h | SPI disabled |
| SPI MOD Register | OE2h | 00h | SPI disabled |
| SPI DSR Register | OEOh | Undefined | SPI disabled |
| X, Y, V, W, Register | 080H TO 083H |  |  |
| Accumulator | OFFh |  |  |
| Data RAM | 084h to OBFh |  |  |
| Data RAM EEPROM Page Register | 0E8h |  |  |
| Data ROM Window Register | 0C9h | Undefined |  |
| EEPROM | 00h to 03Fh |  | As written if programmed |
| A/D Result Register | ODOh |  |  |
| AR TIMER Load Register | ODBh |  |  |
| AR TIMER Reload/Capture Register | 0D9h |  |  |
| TIMER Counter Register | 0D3h | FFh |  |
| TIMER Prescaler Register | 0D2h | 7Fh | Max count loaded |
| Watchdog Counter Register | 0D8h | FEh |  |
| A/D Control Register | 0D1h | 40h | A/D in Standby |

### 3.2 DIGITAL WATCHDOG

The digital Watchdog consists of a reloadable downcounter timer which can be used to provide controlled recovery from software upsets.
The Watchdog circuit generates a Reset when the downcounter reaches zero. User software can prevent this reset by reloading the counter, and should therefore be written so that the counter is regularly reloaded while the user program runs correctly. In the event of a software mishap (usually caused by externally generated interference), the user program will no longer behave in its usual fashion and the timer register will thus not be reloaded periodically. Consequently the timer will decrement down to 00h and reset the MCU. In order to maximise the effectiveness of the Watchdog function, user software must be written with this concept in mind.
Watchdog behaviour is governed by two options, known as "WATCHDOG ACTIVATION" (i.e. HARDWARE or SOFTWARE) and "EXTERNAL STOP MODE CONTROL" (see Table 6).
In the SOFTWARE option, the Watchdog is disabled until bit C of the DWDR register has been set.

When the Watchdog is disabled, low power Stop mode is available. Once activated, the Watchdog cannot be disabled, except by resetting the MCU.
In the HARDWARE option, the Watchdog is permanently enabled. Since the oscillator will run continuously, low power mode is not available. The STOP instruction is interpreted as a WAIT instruction, and the Watchdog continues to countdown.
However, when the EXTERNAL STOP MODE CONTROL option has been selected low power consumption may be achieved in Stop Mode.
Execution of the STOP instruction is then governed by a secondary function associated with the NMI pin. If a STOP instruction is encountered when the NMI pin is low, it is interpreted as WAIT, as described above. If, however, the STOP instruction is encountered when the NMI pin is high, the Watchdog counter is frozen and the CPU enters STOP mode.
When the MCU exits STOP mode (i.e. when an interrupt is generated), the Watchdog resumes its activity.

Table 6. Recommended Option Choices

| Functions Required | Recommended Options |
| :---: | :---: |
| Stop Mode \& Watchdog | "EXTERNAL STOP MODE" \& "HARDWARE WATCHDOG" |
| Stop Mode | "SOFTWARE WATCHDOG" |
| Watchdog | "HARDWARE WATCHDOG" |

## DIGITAL WATCHDOG (Cont'd)

The Watchdog is associated with a Data space register (Digital WatchDog Register, DWDR, location 0D8h) which is described in greater detail in Section 3.2.1 Digital Watchdog Register (DWDR). This register is set to OFEh on Reset: bit C is cleared to " 0 ", which disables the Watchdog; the timer downcounter bits, T0 to T5, and the SR bit are all set to " 1 ", thus selecting the longest Watchdog timer period. This time period can be set to the user's requirements by setting the appropriate value for bits T0 to T5 in the DWDR register. The SR bit must be set to " 1 ", since it is this bit which generates the Reset signal when it changes to " 0 "; clearing this bit would generate an immediate Reset.
It should be noted that the order of the bits in the DWDR register is inverted with respect to the associated bits in the down counter: bit 7 of the DWDR register corresponds, in fact, to T0 and bit 2 to T5. The user should bear in mind the fact that these bits are inverted and shifted with respect to the physical counter bits when writing to this register. The relationship between the DWDR register bits and the physical implementation of the Watchdog timer downcounter is illustrated in Figure 17.
Only the 6 most significant bits may be used to define the time period, since it is bit 6 which triggers the Reset when it changes to " 0 ". This offers the user a choice of 64 timed periods ranging from 3,072 to 196,608 clock cycles (with an oscillator frequency of 8 MHz , this is equivalent to timer periods ranging from $384 \mu$ s to 24.576 ms ).

Figure 17. Watchdog Counter Control


## DIGITAL WATCHDOG (Cont'd)

### 3.2.1 Digital Watchdog Register (DWDR)

Address: 0D8h — Read/Write
Reset status: 1111 1110b

| 7 |
| :--- |
| 7 |
| T0 | T1 $\quad$ 3.2.1.1 0

Bit $0=\mathbf{C}$ : Watchdog Control bit
If the hardware option is selected, this bit is forced high and the user cannot change it (the Watchdog is always active). When the software option is selected, the Watchdog function is activated by setting bit C to 1 , and cannot then be disabled (save by resetting the MCU).
When $C$ is kept low the counter can be used as a 7-bit timer.
This bit is cleared to " 0 " on Reset.
Bit 1 = SR: Software Reset bit
This bit triggers a Reset when cleared.
When $\mathrm{C}=$ " 0 " (Watchdog disabled) it is the MSB of the 7-bit timer.

This bit is set to " 1 " on Reset.
Bits 2-7 = T5-T0: Downcounter bits
It should be noted that the register bits are reversed and shifted with respect to the physical counter: bit-7 (TO) is the LSB of the Watchdog downcounter and bit-2 (T5) is the MSB.
These bits are set to " 1 " on Reset.

### 3.2.2 Application Notes

The Watchdog plays an important supporting role in the high noise immunity of ST62xx devices, and
should be used wherever possible. Watchdog related options should be selected on the basis of a trade-off between application security and STOP mode availability.
When STOP mode is not required, hardware activation without EXTERNAL STOP MODE CONTROL should be preferred, as it provides maximum security, especially during power-on.
When STOP mode is required, hardware activation and EXTERNAL STOP MODE CONTROL should be chosen. NMI should be high by default, to allow STOP mode to be entered when the MCU is idle.
The NMI pin can be connected to an I/O line (see Figure 18) to allow its state to be controlled by software. The I/O line can then be used to keep NMI low while Watchdog protection is required, or to avoid noise or key bounce. When no more processing is required, the I/O line is released and the device placed in STOP mode for lowest power consumption.
When software activation is selected and the Watchdog is not activated, the downcounter may be used as a simple 7-bit timer (remember that the bits are in reverse order).
The software activation option should be chosen only when the Watchdog counter is to be used as a timer. To ensure the Watchdog has not been unexpectedly activated, the following instructions should be executed within the first 27 instructions:

```
jrr 0, WD, #+3
ldi WD, OFDH
```

DIGITAL WATCHDOG (Cont'd)
These instructions test the C bit and Reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog.
In all modes, a minimum of 28 instructions are executed after activation, before the Watchdog can generate a Reset. Consequently, user software should load the watchdog counter within the first 27 instructions following Watchdog activation (software mode), or within the first 27 instructions executed following a Reset (hardware activation).
It should be noted that when the GEN bit is low (interrupts disabled), the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

Figure 19. Digital Watchdog Block Diagram


### 3.3 INTERRUPTS

The CPU can manage four Maskable Interrupt sources, in addition to a Non Maskable Interrupt source (top priority interrupt). Each source is associated with a specific Interrupt Vector which contains a Jump instruction to the associated interrupt service routine. These vectors are located in Program space (see Table 7).
When an interrupt source generates an interrupt request, and interrupt processing is enabled, the PC register is loaded with the address of the interrupt vector (i.e. of the Jump instruction), which then causes a Jump to the relevant interrupt service routine, thus servicing the interrupt.
Interrupt sources are linked to events either on external pins, or on chip peripherals. Several events can be ORed on the same interrupt source, and relevant flags are available to determine which event triggered the interrupt.
The Non Maskable Interrupt request has the highest priority and can interrupt any interrupt routine at any time; the other four interrupts cannot interrupt each other. If more than one interrupt request is pending, these are processed by the processor core according to their priority level: source \#1 has the higher priority while source \#4 the lower. The priority of each interrupt source is fixed.

## Table 7. Interrupt Vector Map

| Interrupt Source | Priority | Vector Address |
| :--- | :---: | :--- |
| Interrupt source \#0 | 1 | (FFCh-FFDh) |
| Interrupt source \#1 | 2 | (FF6h-FF7h) |
| Interrupt source \#2 | 3 | (FF4h-FF5h) |
| Interrupt source \#3 | 4 | (FF2h-FF3h) |
| Interrupt source \#4 | 5 | (FF0h-FF1h) |

### 3.3.1 Interrupt request

All interrupt sources but the Non Maskable Interrupt source can be disabled by setting accordingly the GEN bit of the Interrupt Option Register (IOR). This GEN bit also defines if an interrupt source, including the Non Maskable Interrupt source, can restart the MCU from STOP/WAIT modes.
Interrupt request from the Non Maskable Interrupt source \#0 is latched by a flip flop which is automat-
ically reset by the core at the beginning of the nonmaskable interrupt service routine.
Interrupt request from source \#1 can be configured either as edge or level sensitive by setting accordingly the LES bit of the Interrupt Option Register (IOR).
Interrupt request from source \#2 are always edge sensitive. The edge polarity can be configured by setting accordingly the ESB bit of the Interrupt Option Register (IOR).
Interrupt request from sources \#3 \& \#4 are level sensitive.
In edge sensitive mode, a latch is set when a edge occurs on the interrupt source line and is cleared when the associated interrupt routine is started. So, the occurrence of an interrupt can be stored, until completion of the running interrupt routine before being processed. If several interrupt requests occurs before completion of the running interrupt routine, only the first request is stored.
Storage of interrupt requests is not available in level sensitive mode. To be taken into account, the low level must be present on the interrupt pin when the MCU samples the line after instruction execution.
At the end of every instruction, the MCU tests the interrupt lines: if there is an interrupt request the next instruction is not executed and the appropriate interrupt service routine is executed instead.

Table 8. Interrupt Option Register Description

| GEN | SET | Enable all interrupts |
| :--- | :--- | :--- |
|  | CLEARED | Disable all interrupts |
| ESB | SET | Rising edge mode on inter- <br> rupt source \#2 |
|  | CLEARED | Falling edge mode on inter- <br> rupt source \#2 |
|  | SET | Level-sensitive mode on in- <br> terrupt source \#1 |
|  | CLEARED | Falling edge mode on inter- <br> rupt source \#1 |
| OTHERS | NOT USED |  |

## INTERRUPTS (Cont'd)

### 3.3.2 Interrupt Procedure

The interrupt procedure is very similar to a call procedure, indeed the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context and the time at which it occurred. As a result, the user should save all Data space registers which may be used within the interrupt routines. There are separate sets of processor flags for normal, interrupt and non-maskable interrupt modes, which are automatically switched and so do not need to be saved.
The following list summarizes the interrupt procedure:

## MCU

- The interrupt is detected.
- The C and Z flags are replaced by the interrupt flags (or by the NMI flags).
- The PC contents are stored in the first level of the stack.
- The normal interrupt lines are inhibited (NMI still active).
- The first internal latch is cleared.
-The associated interrupt vector is loaded in the PC.
WARNING: In some circumstances, when a maskable interrupt occurs while the ST6 core is in NORMAL mode and especially during the execution of an "Idi IOR, 00h" instruction (disabling all maskable interrupts): if the interrupt arrives during the first 3 cycles of the "Idi" instruction (which is a 4-cycle instruction) the core will switch to interrupt mode BUT the flags CN and ZN will NOT switch to the interrupt pair Cl and ZI .


## User

- User selected registers are saved within the interrupt service routine (normally on a software stack).
- The source of the interrupt is found by polling the interrupt flags (if more than one source is associated with the same vector).
- The interrupt is serviced.
- Return from interrupt (RETI)


## MCU

- Automatically the MCU switches back to the normal flag set (or the interrupt flag set) and pops the previous PC value from the stack.
The interrupt routine usually begins by the identifying the device which generated the interrupt request (by polling). The user should save the registers which are used within the interrupt routine in a software stack. After the RETI instruction is executed, the MCU returns to the main routine.

Figure 20. Interrupt Processing Flow Chart


## INTERRUPTS (Cont'd)

### 3.3.3 Interrupt Option Register (IOR)

The Interrupt Option Register (IOR) is used to enable/disable the individual interrupt sources and to select the operating mode of the external interrupt inputs. This register is write-only and cannot be accessed by single-bit operations.
Address: 0C8h - Write Only
Reset status: 00h


Bit 7, Bits 3-0 = Unused.
Bit 6 = LES: Level/Edge Selection bit.
When this bit is set to one, the interrupt source \#1 is level sensitive. When cleared to zero the edge sensitive mode for interrupt request is selected.

Bit 5 = ESB: Edge Selection bit.
The bit ESB selects the polarity of the interrupt source \#2.

Bit $4=$ GEN: Global Enable Interrupt. When this bit is set to one, all interrupts are enabled. When this bit is cleared to zero all the interrupts (excluding NMI ) are disabled.
When the GEN bit is low, the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.
This register is cleared on reset.

### 3.3.4 Interrupt sources

Interrupt sources available on these MCUs are summarized in the Table 9 with associated mask bit to enable/disable the interrupt request.

Table 9. Interrupt Requests and Mask Bits

| Peripheral | Register | Address <br> Register | Mask bit | Masked Interrupt Source | Interrupt <br> vector |
| :--- | :--- | :--- | :--- | :--- | :--- |
| GENERAL | IOR | C8h | GEN | All Interrupts, excluding NMI |  |
| TIMER | TSCR1 | D4h | ETI | TMZ: TIMER Overflow | Vector 4 |
| A/D CONVERTER | ADCR | D1h | EAI | EOC: End of Conversion | Vector 4 |
| AR TIMER | ARMC | D5h | OVIE <br> CPIE <br> EIE | OVF: AR TIMER Overflow <br> CPF: Successful compare <br> EF: Active edge on ARTIMin | Vector 3 |
| SPI | SPIMOD | E2h | SPIE | SPRUN: End of Transmission | Vector 2 |
| Port PAn | ORPA-DRPA | C0h-C4h | ORPAn-DRPAn | PAn pin | Vector 1 |
| Port PBn | ORPB-DRPB | C1h-C5h | ORPBn-DRPBn | PBn pin | Vector 1 |
| Port PCn | ORPC-DRPC | C2h-C6h | ORPCn-DRPCn | PCn pin | Vector 2 |

## INTERRUPTS (Cont'd)

Figure 21. Interrupt Block Diagram


### 3.4 POWER SAVING MODES

The WAIT and STOP modes have been implemented in the ST62xx family of MCUs in order to reduce the product's electrical consumption during idle periods. These two power saving modes are described in the following paragraphs.

### 3.4.1 WAIT Mode

The MCU goes into WAIT mode as soon as the WAIT instruction is executed. The microcontroller can be considered as being in a "software frozen" state where the core stops processing the program instructions, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage. In this mode the peripherals are still active.

WAIT mode can be used when the user wants to reduce the MCU power consumption during idle periods, while not losing track of time or the capability of monitoring external events. The active oscillator is not stopped in order to provide a clock signal to the peripherals. Timer counting may be enabled as well as the Timer interrupt, before entering the WAIT mode: this allows the WAIT mode to be exited when a Timer interrupt occurs. The same applies to other peripherals which use the clock signal.
If the WAIT mode is exited due to a Reset (either by activating the external pin or generated by the Watchdog), the MCU enters a normal reset procedure. If an interrupt is generated during WAIT mode, the MCU's behaviour depends on the state
of the processor core prior to the WAIT instruction, but also on the kind of interrupt request which is generated. This is described in the following paragraphs. The processor core does not generate a delay following the occurrence of the interrupt, because the oscillator clock is still available and no stabilisation period is necessary.

### 3.4.2 STOP Mode

If the Watchdog is disabled, STOP mode is available. When in STOP mode, the MCU is placed in the lowest power consumption mode. In this operating mode, the microcontroller can be considered as being "frozen", no instruction is executed, the oscillator is stopped, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage, and the ST62xx core waits for the occurrence of an external interrupt request or a Reset to exit the STOP state.
If the STOP state is exited due to a Reset (by activating the external pin) the MCU will enter a normal reset procedure. Behaviour in response to interrupts depends on the state of the processor core prior to issuing the STOP instruction, and also on the kind of interrupt request that is generated.
This case will be described in the following paragraphs. The processor core generates a delay after occurrence of the interrupt request, in order to wait for complete stabilisation of the oscillator, before executing the first instruction.

## POWER SAVING MODE (Cont'd)

### 3.4.3 Exit from WAIT and STOP Modes

The following paragraphs describe how the MCU exits from WAIT and STOP modes, when an interrupt occurs (not a Reset). It should be noted that the restart sequence depends on the original state of the MCU (normal, interrupt or non-maskable interrupt mode) prior to entering WAIT or STOP mode, as well as on the interrupt type.
Interrupts do not affect the oscillator selection.

## Normal Mode

If the MCU was in the main routine when the WAIT or STOP instruction was executed, exit from Stop or Wait mode will occur as soon as an interrupt occurs; the related interrupt routine is executed and, on completion, the instruction which follows the STOP or WAIT instruction is then executed, providing no other interrupts are pending.

## Non Maskable Interrupt Mode

If the STOP or WAIT instruction has been executed during execution of the non-maskable interrupt routine, the MCU exits from the Stop or Wait mode as soon as an interrupt occurs: the instruction which follows the STOP or WAIT instruction is executed, and the MCU remains in non-maskable interrupt mode, even if another interrupt has been generated.

## Normal Interrupt Mode

If the MCU was in interrupt mode before the STOP or WAIT instruction was executed, it exits from STOP or WAIT mode as soon as an interrupt occurs. Nevertheless, two cases must be considered:

- If the interrupt is a normal one, the interrupt routine in which the WAIT or STOP mode was en-
tered will be completed, starting with the execution of the instruction which follows the STOP or the WAIT instruction, and the MCU is still in the interrupt mode. At the end of this routine pending interrupts will be serviced in accordance with their priority.
- In the event of a non-maskable interrupt, the non-maskable interrupt service routine is processed first, then the routine in which the WAIT or STOP mode was entered will be completed by executing the instruction following the STOP or WAIT instruction. The MCU remains in normal interrupt mode.


## Notes:

To achieve the lowest power consumption during RUN or WAIT modes, the user program must take care of:

- configuring unused I/Os as inputs without pull-up (these should be externally tied to well defined logic levels);
- placing all peripherals in their power down modes before entering STOP mode;

When the hardware activated Watchdog is selected, or when the software Watchdog is enabled, the STOP instruction is disabled and a WAIT instruction will be executed in its place.
If all interrupt sources are disabled (GEN low), the MCU can only be restarted by a Reset. Although setting GEN low does not mask the NMI as an interrupt, it will stop it generating a wake-up signal.
The WAIT and STOP instructions are not executed if an enabled interrupt request is pending.

## 4 ON-CHIP PERIPHERALS

### 4.1 I/O PORTS

The MCU features Input/Output lines which may be individually programmed as any of the following input or output configurations:

- Input without pull-up or interrupt
- Input with pull-up and interrupt
- Input with pull-up, but without interrupt
- Analog input
- Push-pull output
- Open drain output

The lines are organised as bytewise Ports.
Each port is associated with 3 registers in Data space. Each bit of these registers is associated with a particular line (for instance, bits 0 of Port A Data, Direction and Option registers are associated with the PAO line of Port A).
The DATA registers (DRx), are used to read the voltage level values of the lines which have been configured as inputs, or to write the logic value of the signal to be output on the lines configured as outputs. The port data registers can be read to get the effective logic levels of the pins, but they can
be also written by user software, in conjunction with the related option registers, to select the different input mode options.
Single-bit operations on I/O registers are possible but care is necessary because reading in input mode is done from I/O pins while writing will directly affect the Port data register causing an undesired change of the input configuration.
The Data Direction registers (DDRx) allow the data direction (input or output) of each pin to be set.

The Option registers (ORx) are used to select the different port options available both in input and in output mode.
All I/O registers can be read or written to just as any other RAM location in Data space, so no extra RAM cells are needed for port data storage and manipulation. During MCU initialization, all I/O registers are cleared and the input mode with pull-ups and no interrupt generation is selected for all the pins, thus avoiding pin conflicts.

Figure 22. I/O Port Block Diagram


## I/O PORTS (Cont'd)

### 4.1.1 Operating Modes

Each pin may be individually programmed as input or output with various configurations.
This is achieved by writing the relevant bit in the Data (DR), Data Direction (DDR) and Option registers (OR). Table 10 illustrates the various port configurations which can be selected by user software.

## Input Options

Pull-up, High Impedance Option. All input lines can be individually programmed with or without an internal pull-up by programming the OR and DR registers accordingly. If the pull-up option is not selected, the input pin will be in the high-impedance state.

## Interrupt Options

All input lines can be individually connected by software to the interrupt system by programming the OR and DR registers accordingly. The interrupt trigger modes (falling edge, rising edge and low level) can be configured by software as described in the Interrupt Chapter for each port.

## Analog Input Options

Some pins can be configured as analog inputs by programming the OR and DR registers accordingly. These analog inputs are connected to the onchip 8 -bit Analog to Digital Converter. ONLY ONE pin should be programmed as an analog input at any time, since by selecting more than one input simultaneously their pins will be effectively shorted.

Table 10. I/O Port Option Selection

| DDR | OR | DR | Mode |  |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Input | With pull-up, no interrupt |
| 0 | 0 | 1 | Input | No pull-up, no interrupt |
| 0 | 1 | 0 | Input | With pull-up and with interrupt |
| 0 | 1 | 1 | Input | Analog input (when available) |
| 1 | 0 | $X$ | Output | Open-drain output (20mA sink when available) |
| 1 | 1 | $X$ | Output | Push-pull output (20mA sink when available) |

Note: X = Don't care

## I/O PORTS (Cont'd)

### 4.1.2 Safe I/O State Switching Sequence

Switching the I/O ports from one state to another should be done in a sequence which ensures that no unwanted side effects can occur. The recommended safe transitions are illustrated in Figure 23. All other transitions are potentially risky and should be avoided when changing the I/O operating mode, as it is most likely that undesirable sideeffects will be experienced, such as spurious interrupt generation or two pins shorted together by the analog multiplexer.
Single bit instructions (SET, RES, INC and DEC) should be used with great caution on Ports Data registers, since these instructions make an implicit read and write back of the entire register. In port input mode, however, the data register reads from the input pins directly, and not from the data register latches. Since data register information in input mode is used to set the characteristics of the input pin (interrupt, pull-up, analog input), these may be unintentionally reprogrammed depending on the state of the input pins. As a general rule, it is better to limit the use of single bit instructions on data registers to when the whole (8-bit) port is in output mode. In the case of inputs or of mixed inputs and
outputs, it is advisable to keep a copy of the data register in RAM. Single bit instructions may then be used on the RAM copy, after which the whole copy register can be written to the port data register:
SET bit, datacopy
LD a, datacopy
LD DRA, a

Warning: Care must also be taken to not use instructions that act on a whole port register (INC, DEC, or read operations) when all 8 bits are not available on the device. Unavailable bits must be masked by software (AND instruction).

The WAIT and STOP instructions allow the ST62xx to be used in situations where low power consumption is needed. The lowest power consumption is achieved by configuring I/Os in input mode with well-defined logic levels.
The user must take care not to switch outputs with heavy loads during the conversion of one of the analog inputs in order to avoid any disturbance to the conversion.

Figure 23. Diagram showing Safe I/O State Transitions


Note *. xxx = DDR, OR, DR Bits respectively

I/O PORTS (Cont'd)
Table 11. I/O Port Option Selections

| MODE | AVAILABLE ON ${ }^{(1)}$ | SCHEMATIC |
| :---: | :---: | :---: |
| Input | $\begin{aligned} & \text { PA0-PA7 } \\ & \text { PB0-PB5, PB6-PB7 } \\ & \text { PC0-PC4 } \end{aligned}$ |  |
| Input <br> with pull up | $\begin{aligned} & \text { PA0-PA7 } \\ & \text { PB0-PB5, PB6-PB7 } \\ & \text { PC0-PC4 } \end{aligned}$ |  |
| Input with pull up with interrupt | $\begin{aligned} & \text { PA0-PA7 } \\ & \text { PB0-PB5, PB6-PB7 } \\ & \text { PC0-PC4 } \end{aligned}$ |  |
| Analog Input | $\begin{aligned} & \text { PAO-PA7 } \\ & \text { PCO-PC4 } \end{aligned}$ |  |
| Open drain output 5 mA <br> Open drain output 30 mA | $\begin{aligned} & \text { PA0-PA7 } \\ & \text { PC0-PC4 } \\ & \text { PB0-PB5, PB6-PB7 } \end{aligned}$ |  |
| Push-pull output 5 mA <br> Push-pull output 30 mA | $\begin{aligned} & \text { PA0-PA7 } \\ & \text { PC0-PC4 } \\ & \text { PB0-PB5, PB6-PB7 } \end{aligned}$ |  |

Note 1. Provided the correct configuration has been selected.

## I/O PORTS (Cont'd)

### 4.1.3 Timer 1 Alternate function Option

When bit TOUT of register TSCR1 is low, pin PC1/ Timer 1 is configured through the port registers as any standard pin of Port B . It is in addition connected to the Timer 1 input for Gated and Event counter modes. When bit TOUT of register TSCR1 is high, pin PC1/Timer 1 is forced as Timer 1 output, independently of the port registers configuration.

### 4.1.4 AR Timer Alternate function Option

When bit PWMOE of register ARMC is low, pin ARTIMout/PB7 is configured as any standard pin of port $B$ through the port registers. When PWMOE is high, ARTIMout/PB7 is the PWM output, independently of the port registers configuration.
ARTIMin/PB6 is connected to the AR Timer input. It is configured through the port registers as any standard pin of port B. To use ARTIMin/PB6 as AR Timer input, it must be configured as input through DDRB.

### 4.1.5 SPI Alternate function Option

PC2/PC4 are used as standard I/O as long as bit SPCLK of the SPI Mode Register is kept low. When PC2/Sin is configured as input, it is automatically connected to the SPI shift register input, independent of the state at SPCLK.
PC3/SOUT is configured as SPI push-pull output by setting bit 0 of the Miscellaneous register (address DDh), regardless of the state of Port C registers. PC4/SCK is configured as push-pull output clock (master mode) by programming it as pushpull output through DDRC register and by setting bit SPCLK of the SPI Mode Register.
PC4/SCK is configured as input clock (slave mode) by programming it as input through DDRC register and by clearing bit SPCLK of the SPI Mode Register. With this configuration, PC4 can simultaneously be used as an input.

I/O PORTS (Cont'd)
Figure 24. Peripheral Interface Configuration of SPI, Timer 1 and AR Timer


### 4.2 TIMER

The MCU features an on-chip Timer peripheral, consisting of an 8 -bit counter with a 7 -bit programmable prescaler, giving a maximum count of $2^{15}$. The peripheral may be configured in three different operating modes.
Figure 25 shows the Timer Block Diagram. The external TIMER pin is available to the user. The content of the 8 -bit counter can be read/written in the Timer/Counter register, TCR, while the state of the 7 -bit prescaler can be read in the PSC register. The control logic device is managed in the TSCR register as described in the following paragraphs.
The 8 -bit counter is decremented by the output (rising edge) coming from the 7 -bit prescaler and can be loaded and read under program control. When it decrements to zero then the TMZ (Timer Zero) bit in the TSCR is set to "1". If the ETI (Enable Timer Interrupt) bit in the TSCR is also set to " 1 ", an interrupt request is generated as described in the Interrupt Chapter. The Timer interrupt can be used to exit the MCU from WAIT mode.

The prescaler input can be the internal frequency fint divided by 12 or an external clock applied to the TIMER pin. The prescaler decrements on the rising edge. Depending on the division factor programmed by PS2, PS1 and PSO bits in the TSCR. The clock input of the timer/counter register is multiplexed to different sources. For division factor 1, the clock input of the prescaler is also that of timer/ counter; for factor 2 , bit 0 of the prescaler register is connected to the clock input of TCR. This bit changes its state at half the frequency of the prescaler input clock. For factor 4, bit 1 of the PSC is connected to the clock input of TCR, and so forth. The prescaler initialize bit, PSI, in the TSCR register must be set to " 1 " to allow the prescaler (and hence the counter) to start. If it is cleared to " 0 ", all the prescaler bits are set to " 1 " and the counter is inhibited from counting. The prescaler can be loaded with any value between 0 and 7Fh, if bit PSI is set to " 1 ". The prescaler tap is selected by means of the PS2/PS1/PS0 bits in the control register.
Figure 26 illustrates the Timer's working principle.

Figure 25. Timer Block Diagram


## TIMER (Cont'd)

### 4.2.1 Timer Operating Modes

There are three operating modes, which are selected by the TOUT and DOUT bits (see TSCR register). These three modes correspond to the two clocks which can be connected to the 7-bit prescaler ( $\mathrm{f}_{\mathrm{INT}} \div 12$ or TIMER pin signal), and to the output mode.

## Gated Mode

(TOUT = " 0 ", DOUT = " 1 ")
In this mode the prescaler is decremented by the Timer clock input ( $\mathrm{f}_{\mathrm{INT}} \div 12$ ), but ONLY when the signal on the TIMER pin is held high (allowing pulse width measurement). This mode is selected by clearing the TOUT bit in the TSCR register to "0" (i.e. as input) and setting the DOUT bit to " 1 ".
PC1 must be configured in input mode

## Event Counter Mode

(TOUT = " 0 ", DOUT = " 0 ")
In this mode, the TIMER pin is the input clock of the prescaler which is decremented on the rising edge.

## Output Mode

(TOUT = "1", DOUT = data out)

The TIMER pin is connected to the DOUT latch, hence the Timer prescaler is clocked by the prescaler clock input ( $\mathrm{f}_{\mathrm{INT}} \div 12$ ).
The user can select the desired prescaler division ratio through the PS2, PS1, PS0 bits. When the TCR count reaches 0 , it sets the TMZ bit in the TSCR. The TMZ bit can be tested under program control to perform a timer function whenever it goes high. The low-to-high TMZ bit transition is used to latch the DOUT bit of the TSCR and transfer it to the TIMER pin. This operating mode allows external signal generation on the TIMER pin.

Table 12. Timer Operating Modes

| TOUT | DOUT | Timer Pin | Timer Function |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Input | Event Counter |
| 0 | 1 | Input | Gated Input |
| 1 | 0 | Output | Output " 0 " |
| 1 | 1 | Output | Output "1" |

### 4.2.2 Timer Interrupt

When the counter register decrements to zero with the ETI (Enable Timer Interrupt) bit set to one, an interrupt request is generated as described in the Interrupt Chapter. When the counter decrements to zero, the TMZ bit in the TSCR register is set to one.

Figure 26. Timer Working Principle


## TIMER (Cont'd)

### 4.2.3 Application Notes

The user can select the presence of an on-chip pull-up on the TIMER pin as option.
TMZ is set when the counter reaches zero; however, it may also be set by writing 00h in the TCR register or by setting bit 7 of the TSCR register. The TMZ bit must be cleared by user software when servicing the timer interrupt to avoid undesired interrupts when leaving the interrupt service routine. After reset, the 8 -bit counter register is loaded with 0FFh, while the 7-bit prescaler is loaded with 07Fh, and the TSCR register is cleared. This means that the Timer is stopped (PSI=" 0 ") and the timer interrupt is disabled.
If the Timer is programmed in output mode, the DOUT bit is transferred to the TIMER pin when TMZ is set to one (by software or due to counter decrement). When TMZ is high, the latch is transparent and DOUT is copied to the timer pin. When TMZ goes low, DOUT is latched.
A write to the TCR register will predominate over the 8 -bit counter decrement to 00 h function, i.e. if a write and a TCR register decrement to 00h occur simultaneously, the write will take precedence, and the TMZ bit is not set until the 8-bit counter reaches 00 h again. The values of the TCR and the PSC registers can be read accurately at any time.

### 4.2.4 Timer Registers <br> Timer Status Control Register (TSCR)

Address: 0D4h — Read/Write


Bit 7 = TMZ: Timer Zero bit
A low-to-high transition indicates that the timer count register has decrement to zero. This bit must be cleared by user software before starting a new count.
Bit 6 = ETI: Enable Timer Interrupt
When set, enables the timer interrupt request (vector \#4). If $\mathrm{ETI}=0$ the timer interrupt is disabled. If $E T \mid=1$ and $T M Z=1$ an interrupt request is generated.
Bit 5 = TOUT: Timers Output Control

When low, this bit selects the input mode for the TIMER pin. When high the output mode is selected.

## Bit 4 = DOUT: Data Output

Data sent to the timer output when TMZ is set high (output mode only). Input mode selection (input mode only).
Bit 3 = PSI: Prescaler Initialize Bit
Used to initialize the prescaler and inhibit its counting. When $\mathrm{PSI}=$ " 0 " the prescaler is set to 7 Fh and the counter is inhibited. When PSI="1" the prescaler is enabled to count downwards. As long as PSI="0" both counter and prescaler are not running.
Bit 2, 1, $0=$ PS2, PS1, PS0: Prescaler Mux. Select. These bits select the division ratio of the prescaler register.

Table 13. Prescaler Division Factors

| PS2 | PS1 | PS0 | Divided by |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 4 |
| 0 | 1 | 1 | 8 |
| 1 | 0 | 0 | 16 |
| 1 | 0 | 1 | 32 |
| 1 | 1 | 0 | 64 |
| 1 | 1 | 1 | 128 |

## Timer Counter Register TCR

Address: 0D3h — Read/Write
7

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

Bit 7-0 = D7-D0: Counter Bits.

Prescaler Register PSC
Address: 0D2h — Read/Write
7

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bit 7 = D7: Always read as "0".
Bit 6-0 = D6-D0: Prescaler Bits.

### 4.3 AUTO-RELOAD TIMER

The Auto-Reload Timer (AR Timer) on-chip peripheral consists of an 8 -bit timer/counter with compare and capture/reload capabilities and of a 7 -bit prescaler with a clock multiplexer, enabling the clock input to be selected as $\mathrm{f}_{\mathrm{INT}}$, $\mathrm{f}_{\mathrm{INT} / 3}$ or an external clock source. A Mode Control Register, ARMC, two Status Control Registers, ARSC0 and ARSC1, an output pin, ARTIMout, and an input pin, ARTIMin, allow the Auto-Reload Timer to be used in 4 modes:

- Auto-reload (PWM generation),
- Output compare and reload on external event (PLL),
- Input capture and output compare for time measurement.
- Input capture and output compare for period measurement.
The AR Timer can be used to wake the MCU from WAIT mode either with an internal or with an external clock. It also can be used to wake the MCU from STOP mode, if used with an external clock signal connected to the ARTIMin pin. A Load register allows the program to read and write the counter on the fly.


### 4.3.1 AR Timer Description

The AR COUNTER is an 8 -bit up-counter incremented on the input clock's rising edge. The counter is loaded from the ReLoad/Capture Register, ARRC, for auto-reload or capture operations, as well as for initialization. Direct access to the AR counter is not possible; however, by reading or writing the ARLR load register, it is possible to read or write the counter's contents on the fly.
The AR Timer's input clock can be either the internal clock (from the Oscillator Divider), the internal clock divided by 3 , or the clock signal connected to the ARTIMin pin. Selection between these clock sources is effected by suitably programming bits CC0-CC1 of the ARSC1 register. The output of the AR Multiplexer feeds the 7 -bit programmable AR Prescaler, ARPSC, which selects one of the 8 available taps of the prescaler, as defined by PSCO-PSC2 in the AR Mode Control Register. Thus the division factor of the prescaler can be set to 2 n (where $\mathrm{n}=0,1, . .7$ ).
The clock input to the AR counter is enabled by the TEN (Timer Enable) bit in the ARMC register. When TEN is reset, the AR counter is stopped and
the prescaler and counter contents are frozen. When TEN is set, the AR counter runs at the rate of the selected clock source. The counter is cleared on system reset.
The AR counter may also be initialized by writing to the ARLR load register, which also causes an immediate copy of the value to be placed in the AR counter, regardless of whether the counter is running or not. Initialization of the counter, by either method, will also clear the ARPSC register, whereupon counting will start from a known value.

### 4.3.2 Timer Operating Modes

Four different operating modes are available for the AR Timer:
Auto-reload Mode with PWM Generation. This mode allows a Pulse Width Modulated signal to be generated on the ARTIMout pin with minimum Core processing overhead.
The free running 8 -bit counter is fed by the prescaler's output, and is incremented on every rising edge of the clock signal.
When a counter overflow occurs, the counter is automatically reloaded with the contents of the Reload/Capture Register, ARCC, and ARTIMout is set. When the counter reaches the value contained in the compare register (ARCP), ARTIMout is reset.
On overflow, the OVF flag of the ARSCO register is set and an overflow interrupt request is generated if the overflow interrupt enable bit, OVIE, in the Mode Control Register (ARMC), is set. The OVF flag must be reset by the user software.
When the counter reaches the compare value, the CPF flag of the ARSC0 register is set and a compare interrupt request is generated, if the Compare Interrupt enable bit, CPIE, in the Mode Control Register (ARMC), is set. The interrupt service routine may then adjust the PWM period by loading a new value into ARCP. The CPF flag must be reset by user software.
The PWM signal is generated on the ARTIMout pin (refer to the Block Diagram). The frequency of this signal is controlled by the prescaler setting and by the auto-reload value present in the Reload/Capture register, ARRC. The duty cycle of the PWM signal is controlled by the Compare Register, ARCP.

## AUTO-RELOAD TIMER (Cont'd)

Figure 27. AR Timer Block Diagram


## AUTO-RELOAD TIMER (Cont'd)

It should be noted that the reload values will also affect the value and the resolution of the duty cycle of PWM output signal. To obtain a signal on ARTIMout, the contents of the ARCP register must be greater than the contents of the ARRC register.
The maximum available resolution for the ARTIMout duty cycle is:

Resolution $=1 /[256-($ ARRC $)]$
Where ARRC is the content of the Reload/Capture register. The compare value loaded in the Compare Register, ARCP, must be in the range from (ARRC) to 255.

The ARTC counter is initialized by writing to the ARRC register and by then setting the TCLD (Timer Load) and the TEN (Timer Clock Enable) bits in the Mode Control register, ARMC.
Enabling and selection of the clock source is controlled by the CC0, CC1, SL0 and SL1 bits in the Status Control Register, ARSC1. The prescaler division ratio is selected by the PS0, PS1 and PS2 bits in the ARSC1 register.
In Auto-reload Mode, any of the three available clock sources can be selected: Internal Clock, Internal Clock divided by 3 or the clock signal present on the ARTIMin pin.

Figure 28. Auto-reload Timer PWM Function


## AUTO-RELOAD TIMER (Cont'd)

Capture Mode with PWM Generation. In this mode, the AR counter operates as a free running 8 -bit counter fed by the prescaler output. The counter is incremented on every clock rising edge.
An 8-bit capture operation from the counter to the ARRC register is performed on every active edge on the ARTIMin pin, when enabled by Edge Control bits SL0, SL1 in the ARSC1 register. At the same time, the External Flag, EF, in the ARSC0 register is set and an external interrupt request is generated if the External Interrupt Enable bit, EIE, in the ARMC register, is set. The EF flag must be reset by user software.
Each ARTC overflow sets ARTIMout, while a match between the counter and ARCP (Compare Register) resets ARTIMout and sets the compare flag, CPF. A compare interrupt request is generated if the related compare interrupt enable bit, CPIE, is set. A PWM signal is generated on ARTIMout. The CPF flag must be reset by user software.
The frequency of the generated signal is determined by the prescaler setting. The duty cycle is determined by the ARCP register.
Initialization and reading of the counter are identical to the auto-reload mode (see previous description).
Enabling and selection of clock sources is controlled by the CC0 and CC1 bits in the AR Status Control Register, ARSC1.
The prescaler division ratio is selected by programming the PS0, PS1 and PS2 bits in the ARSC1 Register.
In Capture mode, the allowed clock sources are the internal clock and the internal clock divided by 3; the external ARTIMin input pin should not be used as a clock source.
Capture Mode with Reset of counter and prescaler, and PWM Generation. This mode is identical to the previous one, with the difference that a capture condition also resets the counter and the prescaler, thus allowing easy measurement of the time between two captures (for input period measurement on the ARTIMin pin).
Note: In this mode it is recommended not to change the ARTimer counter value from FFH to any other value by writing this value in the ARRC register and setting the TLCD bit in the ARMC register.

Load on External Input. The counter operates as a free running 8 -bit counter fed by the prescaler. the count is incremented on every clock rising edge.
Each counter overflow sets the ARTIMout pin. A match between the counter and ARCP (Compare Register) resets the ARTIMout pin and sets the compare flag, CPF. A compare interrupt request is generated if the related compare interrupt enable bit, CPIE, is set. A PWM signal is generated on ARTIMout. The CPF flag must be reset by user software.
Initialization of the counter is as described in the previous paragraph. In addition, if the external ARTIMin input is enabled, an active edge on the input pin will copy the contents of the ARRC register into the counter, whether the counter is running or not.

## Notes:

The allowed AR Timer clock sources are the following:

| AR Timer Mode | Clock Sources |
| :--- | :--- |
| Auto-reload mode | $\mathrm{f}_{\mathrm{INT}}, \mathrm{f}_{\mathrm{INT} / 3}$, ARTIMin |
| Capture mode | $\mathrm{f}_{\mathrm{INT}}, \mathrm{f}_{\mathrm{INT} / 3}$ |
| Capture/Reset mode | $\mathrm{f}_{\mathrm{INT}}, \mathrm{f}_{\mathrm{INT} / 3}$ |
| External Load mode | $\mathrm{f}_{\mathrm{INT}}, \mathrm{f}_{\mathrm{INT} / 3}$ |

The clock frequency should not be modified while the counter is counting, since the counter may be set to an unpredictable value. For instance, the multiplexer setting should not be modified while the counter is counting.
Loading of the counter by any means (by auto-reload, through ARLR, ARRC or by the Core) resets the prescaler at the same time.
Care should be taken when both the Capture interrupt and the Overflow interrupt are used. Capture and overflow are asynchronous. If the capture occurs when the Overflow Interrupt Flag, OVF, is high (between counter overflow and the flag being reset by software, in the interrupt routine), the External Interrupt Flag, EF, may be cleared simultaneusly without the interrupt being taken into account.
The solution consists in resetting the OVF flag by writing 06h in the ARSC0 register. The value of EF is not affected by this operation. If an interrupt has occured, it will be processed when the MCU exits from the interrupt routine (the second interrupt is latched).

## AUTO-RELOAD TIMER (Cont'd)

### 4.3.3 AR Timer Registers

AR Mode Control Register (ARMC)
Address: D5h - Read/Write
Reset status: 00h


The AR Mode Control Register ARMC is used to program the different operating modes of the AR Timer, to enable the clock and to initialize the counter. It can be read and written to by the Core and it is cleared on system reset (the AR Timer is disabled).
Note: Care should be taken when writing to the ARMC register while AR Timer is running: if a PWM signal is being output while the ARMC register is overwritten with its previous value, ARTIMout pin remains at its previous state for a programmed time equal to $\mathrm{t}_{\mathrm{HIGH}}$ (refer to Figure 28). Then, a new count starts.

Bit 7 = TLCD: Timer Load Bit. This bit, when set, will cause the contents of ARRC register to be loaded into the counter and the contents of the prescaler register, ARPSC, are cleared in order to initialize the timer before starting to count. This bit is write-only and any attempt to read it will yield a logical zero.
Bit 6 = TEN: Timer Clock Enable. This bit, when set, allows the timer to count. When cleared, it will stop the timer and freeze ARPSC and ARTSC.
Bit 5 = PWMOE: PWM Output Enable. This bit, when set, enables the PWM output on the ARTIMout pin. When reset, the PWM output is disabled.
Bit 4 = EIE: External Interrupt Enable. This bit, when set, enables the external interrupt request. When reset, the external interrupt request is masked. If EIE is set and the related flag, EF, in the ARSCO register is also set, an interrupt request is generated.
Bit 3 = CPIE: Compare Interrupt Enable. This bit, when set, enables the compare interrupt request. If CPIE is reset, the compare interrupt request is masked. If CPIE is set and the related flag, CPF, in the ARSC0 register is also set, an interrupt request is generated.

Bit 2 = OVIE: Overflow Interrupt. This bit, when set, enables the overflow interrupt request. If OVIE is reset, the compare interrupt request is masked. If OVIE is set and the related flag, OVF in the ARSC0 register is also set, an interrupt request is generated
Bit 1-0 = ARMC1-ARMC0: Mode Control Bits 1-0. These are the operating mode control bits. The following bit combinations will select the various operating modes:

| ARMC1 | ARMC0 | Operating Mode |
| :---: | :---: | :--- |
| 0 | 0 | Auto-reload Mode |
| 0 | 1 | Capture Mode |
| 1 | 0 | Capture Mode with Reset <br> of ARTC and ARPSC |
| 1 | 1 | Load on External Edge <br> Mode |

## AR Timer Status/Control Registers ARSCO \&

ARSC1. These registers contain the AR Timer status information bits and also allow the programming of clock sources, active edge and prescaler multiplexer setting.
ARSC0 register bits 0,1 and 2 contain the interrupt flags of the AR Timer. These bits are read normally. Each one may be reset by software. Writing a one does not affect the bit value.

## AR Status Control Register 0 (ARSCO)

Address: D6h — Read/Clear
7

| D7 | D6 | D5 | D4 | D3 | EF | CPF | OVF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bits 7-3 = D7-D3: Unused
Bit 2 = EF: External Interrupt Flag. This bit is set by any active edge on the external ARTIMin input pin. The flag is cleared by writing a zero to the EF bit.
Bit 1 = CPF: Compare Interrupt Flag. This bit is set if the contents of the counter and the ARCP register are equal. The flag is cleared by writing a zero to the CPF bit.
Bit $0=$ OVF: Overflow Interrupt Flag. This bit is set by a transition of the counter from FFh to 00h (overflow). The flag is cleared by writing a zero to the OVF bit.

## AUTO-RELOAD TIMER (Cont'd) <br> AR Status Control Register 1(ARSC1)

Address: D7h - Read/Write


Bist 7-5 = PS2-PS0: Prescaler Division Selection Bits 2-0. These bits determine the Prescaler division ratio. The prescaler itself is not affected by these bits. The prescaler division ratio is listed in the following table:

Table 14. Prescaler Division Ratio Selection

| PS2 | PS1 | PS0 | ARPSC Division Ratio |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 4 |
| 0 | 1 | 1 | 8 |
| 1 | 0 | 0 | 16 |
| 1 | 0 | 1 | 32 |
| 1 | 1 | 0 | 64 |
| 1 | 1 | 1 | 128 |

Bit 4 = D4: Reserved. Must be kept reset.
Bit 3-2 = SL1-SL0: Timer Input Edge Control Bits 10 . These bits control the edge function of the Timer input pin for external synchronization. If bit SLO is reset, edge detection is disabled; if set edge detection is enabled. If bit SL1 is reset, the AR Timer input pin is rising edge sensitive; if set, it is falling edge sensitive.

| SL1 | SL0 | Edge Detection |
| :---: | :---: | :--- |
| $X$ | 0 | Disabled |
| 0 | 1 | Rising Edge |
| 1 | 1 | Falling Edge |

Bit 1-0 = CC1-CC0: Clock Source Select Bit 1-0. These bits select the clock source for the AR Timer through the AR Multiplexer. The programming of the clock sources is explained in the following Table 15:

Table 15. Clock Source Selection.

| CC1 | CC0 | Clock Source |
| :---: | :---: | :--- |
| 0 | 0 | F $_{\text {int }}$ |
| 0 | 1 | F int $^{\text {Divided by 3 }}$ |
| 1 | 0 | ARTIMin Input Clock |
| 1 | 1 | Reserved |

AR Load Register ARLR. The ARLR load register is used to read or write the ARTC counter register "on the fly" (while it is counting). The ARLR register is not affected by system reset.

## AR Load Register (ARLR)

Address: DBh — Read/Write


Bit 7-0 = D7-D0: Load Register Data Bits. These are the load register data bits.

AR Reload/Capture Register. The ARRC reload/ capture register is used to hold the auto-reload value which is automatically loaded into the counter when overflow occurs.

## AR Reload/Capture (ARRC)

Address: D9h - Read/Write

| 7 |
| :--- | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bit 7-0 = D7-D0: Reload/Capture Data Bits. These are the Reload/Capture register data bits.

AR Compare Register. The CP compare register is used to hold the compare value for the compare function.

## AR Compare Register (ARCP) <br> Address: DAh — Read/Write

| 7 |
| :--- | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bit 7-0 = D7-D0: Compare Data Bits. These are the Compare register data bits.

### 4.4 A/D CONVERTER (ADC)

The A/D converter peripheral is an 8-bit analog to digital converter with analog inputs as alternate I/O functions (the number of which is device dependent), offering 8-bit resolution with a typical conversion time of 70us (at an oscillator clock frequency of 8 MHz ).
The ADC converts the input voltage by a process of successive approximations, using a clock frequency derived from the oscillator with a division factor of twelve. With an oscillator clock frequency less than 1.2 MHz , conversion accuracy is decreased.

Selection of the input pin is done by configuring the related I/O line as an analog input via the Option and Data registers (refer to l/O ports description for additional information). Only one I/O line must be configured as an analog input at any time. The user must avoid any situation in which more than one I/O pin is selected as an analog input simultaneously, to avoid device malfunction.
The ADC uses two registers in the data space: the ADC data conversion register, ADR, which stores the conversion result, and the ADC control register, ADCR, used to program the ADC functions.
A conversion is started by writing a " 1 " to the Start bit (STA) in the ADC control register. This automatically clears (resets to " 0 ") the End Of Conversion Bit (EOC). When a conversion is complete, the EOC bit is automatically set to " 1 ", in order to flag that conversion is complete and that the data in the ADC data conversion register is valid. Each conversion has to be separately initiated by writing to the STA bit.
The STA bit is continuously scanned so that, if the user sets it to "1" while a previous conversion is in progress, a new conversion is started before completing the previous one. The start bit (STA) is a write only bit, any attempt to read it will show a logical "0".
The A/D converter features a maskable interrupt associated with the end of conversion. This interrupt is associated with interrupt vector \#4 and occurs when the EOC bit is set (i.e. when a conversion is completed). The interrupt is masked using the EAI (interrupt mask) bit in the control register.
The power consumption of the device can be reduced by turning off the ADC peripheral. This is done by setting the PDS bit in the ADC control register to " 0 ". If PDS=" 1 ", the A/D is powered and enabled for conversion. This bit must be set at least one instruction before the beginning of the conver-
sion to allow stabilisation of the $A / D$ converter. This action is also needed before entering WAIT mode, since the A/D comparator is not automatically disabled in WAIT mode.
During Reset, any conversion in progress is stopped, the control register is reset to 40h and the ADC interrupt is masked (EAI=0).

Figure 29. ADC Block Diagram


### 4.4.1 Application Notes

The A/D converter does not feature a sample and hold circuit. The analog voltage to be measured should therefore be stable during the entire conversion cycle. Voltage variation should not exceed $\pm 1 / 2$ LSB for the optimum conversion accuracy. A low pass filter may be used at the analog input pins to reduce input voltage variation during conversion.
When selected as an analog channel, the input pin is internally connected to a capacitor $\mathrm{C}_{\mathrm{ad}}$ of typically 12 pF . For maximum accuracy, this capacitor must be fully charged at the beginning of conversion. In the worst case, conversion starts one instruction ( $6.5 \mu \mathrm{~s}$ ) after the channel has been selected. In worst case conditions, the impedance, ASI, of the analog voltage source is calculated using the following formula:

$$
6.5 \mu \mathrm{~s}=9 \times \mathrm{C}_{\mathrm{ad}} \times \mathrm{ASI}
$$

(capacitor charged to over 99.9\%), i.e. $30 \mathrm{k} \Omega$ including a $50 \%$ guardband. ASI can be higher if $\mathrm{C}_{\text {ad }}$ has been charged for a longer period by adding instructions before the start of conversion (adding more than 26 CPU cycles is pointless).

## A/D CONVERTER (Cont'd)

Since the ADC is on the same chip as the microprocessor, the user should not switch heavily loaded output signals during conversion, if high precision is required. Such switching will affect the supply voltages used as analog references.
The accuracy of the conversion depends on the quality of the power supplies ( $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ). The user must take special care to ensure a well regulated reference voltage is present on the $V_{D D}$ and $\mathrm{V}_{\text {SS }}$ pins (power supply voltage variations must be less than $5 \mathrm{~V} / \mathrm{ms}$ ). This implies, in particular, that a suitable decoupling capacitor is used at the $\mathrm{V}_{\mathrm{DD}}$ pin.
The converter resolution is given by::


The Input voltage (Ain) which is to be converted must be constant for $1 \mu$ s before conversion and remain constant during conversion.
Conversion resolution can be improved if the power supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) to the microcontroller is lowered.
In order to optimise conversion resolution, the user can configure the microcontroller in WAIT mode, because this mode minimises noise disturbances and power supply variations due to output switching. Nevertheless, the WAIT instruction should be executed as soon as possible after the beginning of the conversion, because execution of the WAIT instruction may cause a small variation of the $V_{D D}$ voltage. The negative effect of this variation is minimized at the beginning of the conversion when the converter is less sensitive, rather than at the end of conversion, when the less significant bits are determined.
The best configuration, from an accuracy standpoint, is WAIT mode with the Timer stopped. Indeed, only the ADC peripheral and the oscillator are then still working. The MCU must be woken up from WAIT mode by the ADC interrupt at the end of the conversion. It should be noted that waking up the microcontroller could also be done using the Timer interrupt, but in this case the Timer will be working and the resulting noise could affect conversion accuracy.
One extra feature is available in the ADC to get a better accuracy. In fact, each ADC conversion has to be followed by a WAIT instruction to minimize
the noise during the conversion. But the first conversion step is performed before the execution of the WAIT when most of clocks signals are still enabled. The key is to synchronize the ADC start with the effective execution of the WAIT. This is achieved by setting ADC SYNC option. This way, ADC conversion starts in effective WAIT for maximum accuracy.
Note: With this extra option, it is mandatory to execute WAIT instruction just after ADC start instruction. Insertion of any extra instruction may cause spurious interrupt request at ADC interrupt vector.

## A/D Converter Control Register (ADCR)

Address: 0D1h — Read/Write
7

| EAI | EOC | STA | PDS | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bit $7=$ EAI: Enable $A / D$ Interrupt. If this bit is set to " 1 " the A/D interrupt is enabled, when EAI=0 the interrupt is disabled.
Bit 6 = EOC: End of conversion. Read Only. This read only bit indicates when a conversion has been completed. This bit is automatically reset to " 0 " when the STA bit is written. If the user is using the interrupt option then this bit can be used as an interrupt pending bit. Data in the data conversion register are valid only when this bit is set to " 1 ".
Bit 5 = STA: Start of Conversion. Write Only. Writing a " 1 " to this bit will start a conversion on the selected channel and automatically reset to " 0 " the EOC bit. If the bit is set again when a conversion is in progress, the present conversion is stopped and a new one will take place. This bit is write only, any attempt to read it will show a logical zero.
Bit 4 = PDS: Power Down Selection. This bit activates the A/D converter if set to " 1 ". Writing a " 0 " to this bit will put the ADC in power down mode (idle mode).
Bit 3-0 = D3-D0. Not used

## A/D Converter Data Register (ADR)

Address: 0DOh — Read only


Bit 7-0 = D7-D0: 8 Bit A/D Conversion Result.

### 4.5 SERIAL PERIPHERAL INTERFACE (SPI)

The SPI peripheral is an optimized synchronous serial interface with programmable transmission modes and master/slave capabilities supporting a wide range of industry standard SPI specifications. The SPI interface may also implement asynchronous data transfer, in which case processor overhead is limited to data transfer from or to the shift register on an interrupt driven basis.
The SPI may be controlled by simple user software to perform serial data exchange with lowcost external memory, or with serially controlled peripherals to drive displays, motors or relays.
The SPI's shift register is simultaneously fed by the Sin pin and feeds the Sout pin, thus transmission and reception are essentially the same process. Suitable setting of the number of bits in the data frame can allow filtering of unwanted leading data bits in the incoming data stream.
The SPI comprises an 8-bit Data/Shift Register, DSR, a Divide register, DIV, a Mode Control Register MOD, and a Miscellaneous register, MISCR.
The SPI may be operated either in Master mode or in Slave mode.
Master mode is defined by the synchronous serial clock being supplied by the MCU, by suitably programming the clock divider (DIV register). Slave
mode is defined by the serial clock being supplied externally on the SCK pin by the external Master device.
For maximum versatility the SPI may be programmed to sample data either on the rising or on the falling edge of SCK, with or without phase shift (clock Polarity and Phase selection).
The Sin, Sout and SCK signals are connected as alternate $\mathrm{I} / \mathrm{O}$ pin functions.
For serial input operation, Sin must be configured as an input. For serial output operation, Sout is selected as an output by programming Bit 0 of the Miscellaneous Register: clearing this bit will set the pin as a standard I/O line, while setting the bit will select the Sout function.
An interrupt request may be associated with the end of a transmission or reception cycle; this is defined by programming the number of bits in the data frame and by enabling the interrupt. This request is associated with interrupt vector \#2, and can be masked by programming the SPIE bit of the MOD register. Since the SPI interrupt is "ORed" with the port interrupt source, an interrupt flag bit is available in the DIV register allowing discrimination of the interrupt request.

Figure 30. SPI Block Diagram


SERIAL PERIPHERAL INTERFACE SPI (Cont'd)
4.5.1 SPI Registers

SPI Mode Control Register (MOD)
Address: E2h — Read/Write
Reset status: 00h


The MOD register defines and controls the transmission modes and characteristics.
This register is read/write and all bits are cleared at reset. Setting SPSTRT = 1 and SPIN = 1 is not allowed and must be avoided.
Bit 7 = SPRUN: SPI Run. This bit is the SPI activity flag. This can be used in either transmit or receive modes; it is automatically cleared by the SPI at the end of a transmission or reception and generates an interrupt request (providing that the SPIE Interrupt Enable bit is set). The Core can stop transmission or reception at any time by resetting the SPRUN bit; this will also generate an interrupt request (providing that the SPIE Interrupt enable bit is set). The SPRUN bit can be used as a start condition parameter, in conjunction with the SPSTRT bit, when an external signal is present on the Sin pin. Note that a rising edge is then necessary to initiate reception; this may require external data inversion. This bit can be used to poll the end of reception or transmission.
Bit 6 = SPIE: SPI Interrupt Enable. This bit is the SPI Interrupt Enable bit. If this bit is set the SPI interrupt (vector \#2) is enabled, when SPIE is reset, the interrupt is disabled.
Bit 5 = CPHA: Clock Phase Selection. This bit selects the clock phase of the clock signal. If this bit is cleared to zero the normal state is selected; in this case Bit 7 of the data frame is present on Sout pin as soon as the SPI Shift Register is loaded. If this bit is set to one the shifted state' is selected; in this case Bit 7 of data frame is present on Sout pin on the first falling edge of Shift Register clock. The polarity relation and the division ratio between Shift Register and SPI base clock are also programmable; refer to DIV register and Timing Diagrams for more information.

## Bit 4= SPCLK: Base Clock Selection

This bit selects the SPI base clock source. It is either the core cycle clock ( $\mathrm{f}_{\mathrm{INT}} / 13$ ) (Master mode) or the signal provided at SCK pin by an external device (slave mode). If SPCLK is low and the SCK
pin is configured as input, the slave mode is selected. If SPCLK is high, the SCK pin is automaticcally configured as push pull output and the master mode is selected. In this case, the phase and polarity of the clock are controlled by CPOL and CPHA.
Note: When the master mode is enabled, it is mandatory to configure PC4 in input mode through the i/o port registers.

## Bit 3 = SPIN: Input Selection

This bit enables the transfer of the data input to the Shift Register in receive mode. If this bit is cleared the Shift Register input is 0. If this bit is set, the Shift Register input corresponds to the input signal present on the Sin pin.

## Bit 2 = SPSTRT: Start Selection

This bit selects the transmission or reception start mode. If SPSTRT is cleared, the internal start condition occurs as soon as the SPRUN bit is set. If SPSTRT is set, the internal start signal is the logic "AND" between the SPRUN bit and the external signal present on the Sin pin; in this case transmission will start after the latest of both signals providing that the first signal is still present (note that this implies a rising edge). After the transmission or recetion has been started, it will continue even if the Sin signal is reset.

## Bit 1 = EFILT: Enable Filters

This bit enables/disables the input noise filters on the Sin and SCK inputs. If it is cleared to zero the filters are enabled, if set to one the filters are disabled. These noise filters will eliminate any pulse on Sin and SCK with a pulse width smaller than one to two Core clock periods (depending on the occurrence of the signal edge with respect to the Core clock edge). For example, if the ST6260B/ 65 B runs with an 8 MHz crystal, Sin and SCK will be delayed by 125 to 250 ns.
Bit $0=$ CPOL: Clock Polarity
This bit controls the relationship between the data on the Sin and Sout pins and SCK. The CPOL bit selects the clock edge which captures data and allows it to change state. It has the greatest impact on the first bit transmitted (the MSB) as it does (or does not) allow a clock transition before the first data capture edge.
Refer to the timing diagrams at the end of this section for additional details. These show the relationship between CPOL, CPHA and SCK, and indicate the active clock edges and strobe times.

SERIAL PERIPHERAL INTERFACE SPI (Cont'd) SPI DIV Register (DIV)
Address: E1h — Read/Write
Reset status: 00h

| 7 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPINT | DOV6 | DIV5 | DIV4 | DIV3 | CD2 | CD1 | CD0 |

The SPIDIV register defines the transmission rate and frame format and contains the interrupt flag.
Bits CD0-CD2, DIV3-DIV6 are read/write while SPINT can be read and cleared only. Write access is not allowed if SPRUN in the MOD register is set.
Bit 7 = SPINT: Interrupt Flag. If SPIE bit=1, SPINT is automatically set to one by the SPI at the end of a transmission or reception and an interrupt request can be generated depending on the state of the interrupt mask bit in the MOD control register. This bit is write and read and must be cleared by user software at the end of the interrupt service routine.
Bit 6-3 = DIV6-DIV3: Burst Mode Bit Clock Period Selection. Define the number of shift register bits that are transmitted or received in a frame. The available selections are listed in Table 17. The normal maximum setting is 8 bits, since the shift register is 8 bits wide. Note that by setting a greater number of bits, in conjunction with the SPIN bit in the MOD register, unwanted data bits may be filtered from the data stream.
Bit 2-0 = CD2-CD0: Base/Bit Clock Rate Selection. Define the division ratio between the core clock ( $\mathrm{f}_{\mathrm{INT}}$ divided by 13) and the clock supplied to the Shift Register in Master mode.
Table 16. Base/Bit Clock Ratio Selection

| CD2-CDO |  |  | Divide Ratio (decimal) |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | Divide by 1 |
| 0 | 0 | 1 | Divide by 2 |
| 0 | 1 | 0 | Divide by 4 |
| 0 | 1 | 1 | Divide by 8 |
| 1 | 0 | 0 | Divide by 16 |
| 1 | 0 | 1 | Divide by 32 |
| 1 | 1 | 0 | Divide by 64 |
| 1 | 1 | 1 | Divide by 256 |

Note: For example, when an 8 MHz CPU clock is used, asynchronous operation at 9600 Baud is possible ( $8 \mathrm{MHz} / 13 / 64$ ). Other Baud rates are available by proportionally selecting division factors depending on CPU clock frequency.
Data setup time on Sin is typically 250ns min, while data hold time is typically 50 ns min.

Table 17. Burst Mode Bit Clock Periods

| DIV6-DIV3 |  |  |  |  | Number of bits sent |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 0 | 0 | 0 | 0 | Reserved (not to be used) |  |  |
| 0 | 0 | 0 | 1 | 1 |  |  |
| 0 | 0 | 1 | 0 | 2 |  |  |
| 0 | 0 | 1 | 1 | 3 |  |  |
| 0 | 1 | 0 | 0 | 4 |  |  |
| 0 | 1 | 0 | 1 | 5 |  |  |

## SPI Data/Shift Register (SPIDSR)

Address: EOh - Read/Write
Reset status: XXh
7

| D7 | D6 | D5 | D4 | D3 | $D 2$ | $D 1$ | $D 0$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SPIDSR is read/write, however write access is not allowed if the SPRUN bit of Mode Control register is set to one.
Data is sampled into SPDSR on the SCK edge determined by the CPOL and CPHA bits. The affect of these setting is shown in the following diagrams.
The Shift Register transmits and receives the Most Significant Bit first.
Bit 7-0 = DSR7-DSR0: Data Bits. These are the SPI shift register data bits.

## Miscellaneous Register (MISCR)

Address: DDh — Write only
Reset status: xxxxxxxb


Bit 7-1 = D7-D1: Reserved.
Bit $0=$ D0: Bit 0 . This bit, when set, selects the Sout pin as the SPI output line. When this bit is cleared, Sout acts as a standard I/O line.

## SERIAL PERIPHERAL INTERFACE SPI (Cont'd)

### 4.5.2 SPI Timing Diagrams

Figure 31. CPOL $=0$ Clock Polarity Normal, CPHA $=0$ Phase Selection Normal


Figure 32. CPOL = 1 Clock Polarity Inverted, CPHA = 0 Phase Selection Normal


SERIAL PERIPHERAL INTERFACE SPI (Cont'd)

Figure 33. CPOL = 0 Clock Polarity Normal, CPHA = 1 Phase Selection Shifted


Figure 34. CPOL = 1 Clock Polarity Inverted, CPHA = 1 Phase Selection Shifted


## 5 SOFTWARE

### 5.1 ST6 ARCHITECTURE

The ST6 software has been designed to fully use the hardware in the most efficient way possible while keeping byte usage to a minimum; in short, to provide byte efficient programming capability. The ST6 core has the ability to set or clear any register or RAM location bit of the Data space with
a single instruction. Furthermore, the program may branch to a selected address depending on the status of any bit of the Data space. The carry bit is stored with the value of the bit when the SET or RES instruction is processed.

Program Counter Relative. The relative addressing mode is only used in conditional branch instructions. The instruction is used to perform a test and, if the condition is true, a branch with a span of -15 to +16 locations around the address of the relative instruction. If the condition is not true, the instruction which follows the relative instruction is executed. The relative addressing mode instruction is one-byte long. The opcode is obtained in adding the three most significant bits which characterize the kind of the test, one bit which determines whether the branch is a forward (when it is 0 ) or backward (when it is 1) branch and the four less significant bits which give the span of the branch (Oh to Fh) which must be added or subtracted to the address of the relative instruction to obtain the address of the branch.

Bit Direct. In the bit direct addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode points to the address of the byte in which the specified bit must be set or cleared. Thus, any bit in the 256 locations of Data space memory can be set or cleared.
Bit Test \& Branch. The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit test and branch instruction is three-byte long. The bit identification and the tested condition are included in the opcode byte. The address of the byte to be tested follows immediately the opcode in the Program space. The third byte is the jump displacement, which is in the range of -127 to +128 . This displacement can be determined using a label which is converted by the assembler.

Indirect. In the indirect addressing mode, the byte processed by the register-indirect instruction is at the address pointed by the content of one of the indirect registers, X or $\mathrm{Y}(80 \mathrm{~h}, 81 \mathrm{~h})$. The indirect register is selected by the bit 4 of the opcode. A register indirect instruction is one byte long.

Inherent. In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long

### 5.3 INSTRUCTION SET

The ST6 core offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be divided into six different types: load/store, arithmetic/logic, conditional branch, control instructions, jump/call, and bit manipulation. The following paragraphs describe the different types.
All the instructions belonging to a given type are presented in individual tables.

Load \& Store. These instructions use one, two or three bytes in relation with the addressing mode. One operand is the Accumulator for LOAD and the other operand is obtained from data memory using one of the addressing modes.
For Load Immediate one operand can be any of the 256 data space bytes while the other is always immediate data.

Table 18. Load \& Store Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| LD A, X | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, Y | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, V | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, W | Short Direct | 1 | 4 | $\Delta$ | * |
| LD X, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD Y, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD V, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD W, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, rr | Direct | 2 | 4 | $\Delta$ | * |
| LD rr, A | Direct | 2 | 4 | $\Delta$ | * |
| LD A, (X) | Indirect | 1 | 4 | $\Delta$ | * |
| LD A, (Y) | Indirect | 1 | 4 | $\Delta$ | * |
| LD (X), A | Indirect | 1 | 4 | $\Delta$ | * |
| LD (Y), A | Indirect | 1 | 4 | $\Delta$ | * |
| LDI A, \#N | Immediate | 2 | 4 | $\Delta$ | * |
| LDI rr, \#N | Immediate | 3 | 4 | * | * |

## Notes:

X,Y. Indirect Register Pointers, V \& W Short Direct Registers
\# . Immediate data (stored in ROM memory)
rr. Data space register
$\Delta$. Affected
*. Not Affected

## INSTRUCTION SET (Cont'd)

Arithmetic and Logic. These instructions are used to perform the arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while the other can be either a data space memory con-
tent or an immediate value in relation with the addressing mode. In CLR, DEC, INC instructions the operand can be any of the 256 data space addresses. In COM, RLC, SLA the operand is always the accumulator.

## Table 19. Arithmetic \& Logic Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| ADD A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| ADD A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| ADD A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| ADDI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |
| AND A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| AND A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| AND A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| ANDI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |
| CLR A | Short Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| CLR r | Direct | 3 | 4 | * | * |
| COM A | Inherent | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| CPI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |
| DEC X | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC Y | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC V | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC W | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC A | Direct | 2 | 4 | $\Delta$ | * |
| DEC rr | Direct | 2 | 4 | $\Delta$ | * |
| DEC (X) | Indirect | 1 | 4 | $\Delta$ | * |
| DEC (Y) | Indirect | 1 | 4 | $\Delta$ | * |
| INC X | Short Direct | 1 | 4 | $\Delta$ | * |
| INC Y | Short Direct | 1 | 4 | $\Delta$ | * |
| INC V | Short Direct | 1 | 4 | $\Delta$ | * |
| INC W | Short Direct | 1 | 4 | $\Delta$ | * |
| INC A | Direct | 2 | 4 | $\Delta$ | * |
| INC rr | Direct | 2 | 4 | $\Delta$ | * |
| INC (X) | Indirect | 1 | 4 | $\Delta$ | * |
| INC (Y) | Indirect | 1 | 4 | $\Delta$ | * |
| RLC A | Inherent | 1 | 4 | $\Delta$ | $\Delta$ |
| SLA A | Inherent | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| SUB A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| SUB A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| SUBI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |

## Notes:

X,Y.Indirect Register Pointers, V \& W Short Direct RegistersD. Affected
\#. Immediate data (stored in ROM memory)* . Not Affected
rr. Data space register

## INSTRUCTION SET (Cont'd)

Conditional Branch. The branch instructions achieve a branch in the program when the selected condition is met.

Bit Manipulation Instructions. These instructions can handle any bit in data space memory. One group either sets or clears. The other group (see Conditional Branch) performs the bit test branch operations.

Control Instructions. The control instructions control the MCU operations during program execution.

Jump and Call. These two instructions are used to perform long (12-bit) jumps or subroutines call inside the whole program space.

Table 20. Conditional Branch Instructions

| Instruction | Branch If | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | $*$ |
| JRC e $=1$ | 1 | 2 | $*$ | $*$ |  |
| JRNC e | $\mathrm{C}=0$ | 1 | 2 | $*$ | $*$ |
| JRZ e | $\mathrm{Z}=1$ | 1 | 2 | $*$ | $*$ |
| JRNZ e | $\mathrm{Z}=0$ | 3 | 2 | $*$ | $\Delta$ |
| JRR b, rr, ee | Bit $=0$ | 3 | 5 | $\Delta$ |  |
| JRS b, rr, ee | Bit $=1$ |  |  | $*$ |  |

Notes:
b. 3-bit address
e. 5 bit signed displacement in the range -15 to $+16<\mathrm{F} 128 \mathrm{M}>$
ee. 8 bit signed displacement in the range -126 to +129
rr. Data space register
$\Delta$. Affected. The tested bit is shifted into carry.

* . Not Affected

Table 21. Bit Manipulation Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| SET b,rr | Bit Direct | 2 | 4 | $*$ | $*$ |
| RES b,rr | Bit Direct | 2 | 4 | $*$ | $*$ |

## Notes:

b. 3-bit address; * Not<M> Affected
rr. Data space register;
Table 22. Control Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| NOP | Inherent | 1 | 2 | $*$ | $*$ |
| RET | Inherent | 1 | 2 | $\Delta$ | $\Delta$ |
| RETI | Inherent | 1 | 2 | $*$ | $*$ |
| STOP (1) | Inherent | 1 | 2 | $*$ | $*$ |
| WAIT | Inherent | 2 | $*$ | $*$ |  |

Notes:

1. This instruction is deactivated<N>and a WAIT is automatically executed instead of a STOP if the watchdog function is selected.
$\Delta$. Affected
Not Affected
Table 23. Jump \& Call Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | C |  |
| CALL abc | Extended | 2 | 4 | $*$ | $*$ |
| JP abc | Extended | 2 | 4 | $*$ | $*$ |

## Notes:

abc. 12-bit address;
*. Not Affected

Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

| LOW | $\begin{gathered} 0 \\ 0000 \end{gathered}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ | $\stackrel{2}{0010}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ | $\begin{gathered} 6 \\ 0110 \end{gathered}$ | $\begin{gathered} 7 \\ 0111 \end{gathered}$ | LOW $\begin{array}{ll} & \\ & \\ & \\ & \text { HI }\end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \\ 0000 \end{gathered}$ | 2 JRNZ <br> $\mathrm{C}^{2}$ e | 4 CALL <br>  abc <br> 2 ext | 2 JRNC  <br> 1 $e^{\text {pcr }}$  <br> 1   | $\begin{array}{\|ll\|} \hline 5 & \text { JRR } \\ \hline & \mathrm{b} 0, \mathrm{rr}, \mathrm{ee} \\ \hline 3 & \mathrm{bt} \\ \hline \end{array}$ | 2   <br>  JRZ  <br> 1  pcr | \# | $\begin{array}{lll}2 & & \\ & \text { JRC } \\ 1 & & \\ & \text { prc }\end{array}$ | $\begin{array}{\|lll} \hline 4 & & \text { LD } \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \\ \hline \end{array}$ | $\begin{gathered} 0 \\ 0000 \end{gathered}$ |
| $\begin{gathered} 1 \\ 0001 \end{gathered}$ | 2 $e^{\text {JRNZ }}$ <br> 1  <br>  pcr | 4 CALL <br>  abc <br> 2 ext | 2 JRNC  <br> 1 $e$  <br> 1  pcr | $\left\|\right\|$ | 2  JRZ <br> 1   | 4  INC <br>  $x$  <br> 1  sd | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \end{array}$ | $\begin{array}{\|lll} \hline 4 & \text { LDI } \\ & \text { a,nn } \\ 2 & \text { imm } \end{array}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ |
| $\stackrel{2}{0010}$ | 2  $e^{\text {JRNZ }}$ <br> 1  pcr | 4 CALL <br>  abc <br> 2 ext | 2 JRNC  <br>  $e^{2}$  <br> 1  pcr | $\left.\begin{array}{\|ll\|} \hline 5 & \text { JRR } \\ & \text { b4, rr, ee } \\ 3 & \\ \hline \end{array} \right\rvert\,$ | $\left.\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array} \right\rvert\,$ | \# | $\begin{array}{\|lll} \hline 2 & & J R C \\ & e & \\ 1 & & \text { prc } \end{array}$ | $\begin{array}{\|lll} \hline 4 & & C P \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \end{array}$ | $\stackrel{2}{0010}$ |
| $\begin{gathered} 3 \\ 0011 \end{gathered}$ | 2 JRNZ <br> 1 $e^{1}$ <br>   | 4 CALL <br>  abc <br> 2 ext | 2 JRNC <br> 1 $e^{2}$ <br>  pcr | $\begin{array}{\|ll\|} \hline 5 & \mathrm{JRS} \\ 3 & \mathrm{~b} 4, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}$ | 2 JRZ <br> $e$  <br> 1 pcr | 4  LD <br>  $a, x$  <br> 1  $s d$ | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \mathrm{CPI} \\ & \mathrm{a}, \mathrm{nn} \\ 2 & \mathrm{imm} \end{array}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ |
| $\begin{gathered} 4 \\ 0100 \end{gathered}$ | 2 $e^{\text {JRNZ }}$ <br> 1 e <br> pcr  | $\begin{array}{\|lcc\|} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2 JRNC <br> 1 $e^{2}$ | $\begin{array}{\|ll\|} \hline 5 & \text { JRR } \\ & \text { b2, rr,ee } \\ 3 & b t \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | \# | $\begin{array}{\|lll\|} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 4 & \text { ADD } \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & \text { ind } \\ \hline \end{array}$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ |
| $\begin{gathered} 5 \\ 0101 \end{gathered}$ | 2 JRNZ <br> 1 $e^{1}$ <br> 1 pcr | 4 CALL <br>  abc <br> 2 ext | 2 JRNC <br> 1 $e^{2}$ <br>  pcr | $$ | 2   <br> 1  JRZ <br> 1  pcr | 4  INC <br>  $y$  <br> 1  sd | 2   <br> 1  JRC <br>  prc  | 4 ADDI <br>  a,nn <br> 2 imm | $\begin{gathered} 5 \\ 0101 \end{gathered}$ |
| $\begin{gathered} 6 \\ 0110 \end{gathered}$ | 2 $e^{\text {JRNZ }}$ <br> 1  | $\left\|\begin{array}{ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}\right\|$ | 2 JRNC  <br> 1 $e^{2}$ pcr | $\left.\begin{array}{\|ll\|} \hline 5 & \text { JRR } \\ & \mathrm{b} 6, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array} \right\rvert\,$ | $\left.\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array} \right\rvert\,$ | \# | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \end{array}$ | 4  INC <br>  (x)  <br> 1  ind | $\begin{gathered} 6 \\ 0110 \end{gathered}$ |
| $\begin{gathered} 7 \\ 0111 \end{gathered}$ | 2 JRNZ <br> 1 $\mathrm{e}^{2}$ <br> 1 pcr | $\begin{array}{\|lll} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br>  $\mathrm{e}^{2}$  <br> 1  pcr | $\begin{array}{\|ll\|} \hline 5 & \mathrm{JRS} \\ 3 & \mathrm{~b} 6, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}$ | $\begin{array}{\|ccc} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ | $\begin{array}{\|ccc} \hline 4 & & \text { LD } \\ & \mathrm{a}, \mathrm{y} & \\ 1 & & \text { sd } \end{array}$ | $\begin{array}{\|ccc} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \end{array}$ | \# | $\begin{gathered} 7 \\ 0111 \end{gathered}$ |
| $\begin{gathered} 8 \\ 1000 \end{gathered}$ | 2 $e^{\text {JRNZ }}$ <br> 1 $e^{2}$ <br>  pcr | $\begin{array}{\|lcc\|} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2 JRNC <br>  $e^{1}$ <br> 1 pcr | $\begin{array}{\|ll\|} \hline 5 & \text { JRR } \\ & \text { b1,rr,ee } \\ 3 & b t \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | \# | $\begin{array}{\|lll\|} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 4 & & \text { LD } \\ & (x), a & \\ 1 & & \text { ind } \\ \hline \end{array}$ | $\stackrel{8}{8} 1000$ |
| $\begin{gathered} 9 \\ 1001 \end{gathered}$ | 2 RNZ  <br>  $\mathrm{e}^{2}$  <br> 1  pcr | 4 CALL <br>  abc <br> 2 ext | 2 JRNC <br> 1 $e$ <br> 1  <br> pcr  | 5 JRS <br> $3^{\text {b1,rr,ee }}$  <br> bt  | 2  JRZ <br> 1 $e$ pcr | 4  INC <br>  v  <br> 1  sd | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \end{array}$ | \# | $\begin{gathered} 9 \\ 1001 \end{gathered}$ |
| $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ | 2 JRNZ  <br> 1 $e^{\text {J }}$  | 4 CALL <br>  abc <br> 2 ext | $\begin{array}{lll}2 & \text { JRNC } \\ 1 & e & \mathrm{pcr}\end{array}$ | $\left.\begin{array}{\|ll\|} \hline 5 & \text { JRR } \\ & \text { b5,rr,ee } \\ 3 & \\ \hline \end{array} \right\rvert\,$ | $\left.\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & e & \\ 1 & & p c r \end{array} \right\rvert\,$ | \# | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \end{array}$ | $\begin{array}{\|ccc} \hline 4 & \text { AND } \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \end{array}$ | $\underset{1010}{A}$ |
| $\begin{gathered} B \\ 1011 \end{gathered}$ | 2 JRNZ <br> 1 $\mathrm{e}^{2}$ <br> 1 pcr | $\begin{array}{\|lll} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC <br>  $e^{2}$ <br> 1  <br> $p c r$  | $\begin{array}{\|ll\|} \hline 5 & \text { JRS } \\ & \text { b5,rr,ee } \\ 3 & \\ \hline \end{array}$ | $\begin{array}{\|ccc} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ | $\left.\begin{array}{\|ccc} \hline 4 & & \text { LD } \\ & \mathrm{a}, \mathrm{v} & \\ 1 & & \mathrm{sd} \end{array} \right\rvert\,$ | $\left.\begin{array}{\|lll} \hline 2 & & J R C \\ & e & \\ 1 & & \text { prc } \end{array} \right\rvert\,$ | $\begin{array}{\|lc} \hline 4 & \text { ANDI } \\ & \text { a,nn } \\ 2 & \text { imm } \end{array}$ | $\begin{gathered} B \\ 1011 \end{gathered}$ |
| $\begin{gathered} C \\ 1100 \end{gathered}$ | 2  <br> $\mathrm{C}^{\text {JRNZ }}$  <br> 1 e <br> pcr  | $\begin{array}{\|lcc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2   <br>  $e^{\text {JRNC }}$  <br> 1  pcr | $\begin{array}{\|ll\|} \hline 5 & \text { JRR } \\ & \text { b3, rr,ee } \\ 3 & b t \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & J R Z \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | \# | $\begin{array}{\|lll\|} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 4 & \text { SUB } \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \\ \hline \end{array}$ | $\begin{gathered} C \\ 1100 \end{gathered}$ |
| $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ | 2 JRNZ <br> $\mathrm{C}^{2}$ e | 4 CALL <br>  abc <br> 2 ext | 2 JRNC <br> 1 $e^{2}$ | $$ | 2   <br>  JRZ  <br> 1  pcr | 4  INC <br>  w  <br> 1  sd | 2   <br> 1  JRC <br>  prc  | $\begin{array}{\|lc\|} \hline 4 & \text { SUBI } \\ & \text { a,nn } \\ 2 & \text { imm } \end{array}$ | $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ |
| $\underset{1110}{E}$ | 2 JRNZ <br> 1 $e^{\text {JRN }}$ <br>   <br> pcr  | 4 CALL <br>  abc <br> 2 ext | 2 JRNC  <br> 1 $e^{2}$ pcr | $\left. \right\rvert\,$ | $\left.\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array} \right\rvert\,$ | \# | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \end{array}$ | 4 DEC <br>  (x) <br> 1  <br> ind  | $\underset{1110}{E}$ |
| $\stackrel{F}{F}$ | 2 JRNZ  <br>  $\mathrm{e}^{1}$ pcr | 4 CALL <br>  abc <br> 2 ext | 2 JRNC <br> 1 $e^{2}$ | 5 JRS <br> $3^{\text {b7,rr,ee }}$  <br>  $b t$ | 2   <br>  JRZ  <br> 1  pcr | 4  LD <br>  a,w  <br> 1  sd | 2   <br>  JRC  <br> 1   | \# | $\stackrel{F}{F}$ |

## Abbreviations for Addressing Modes: Legend:

| dir | Direct |
| :--- | :--- |
| sd | Short Direct |
| imm | Immediate |
| inh | Inherent |
| ext | Extended |
| b.d | Bit Direct |
| bt | Bit Test |
| pcr | Program Counter Relative |
| ind | Indirect |


| \# | Indicates Illegal Instructions |
| :--- | :--- |
| e | 5 Bit Displacement |
| b | 3 Bit Address |
| rr | 1byte dataspace address |
| nn | 1 byte immediate data |
| abc | 12 bit address |
| ee | 8 bit Displacement |



Opcode Map Summary (Continued)


## Abbreviations for Addressing Modes: Legend:

| dir | Direct |
| :--- | :--- |
| sd | Short Direct |
| imm | Immediate |
| inh | Inherent |
| ext | Extended |
| b.d | Bit Direct |
| bt | Bit Test |
| pcr | Program Counter Relative |
| ind | Indirect |


| \# | Indicates Illegal Instructions |
| :--- | :--- |
| e | 5 Bit Displacement |
| b | 3 Bit Address |
| rr | 1byte dataspace address |
| nn | 1 byte immediate data |
| abc | 12 bit address |
| ee | 8 bit Displacement |


| Cycle |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Operand |  |  |  |
| Bytes | 2 |  | JRC |
|  |  | e |  |
| Addressing Mode |  |  |  |

## 6 ELECTRICAL CHARACTERISTICS

### 6.1 ABSOLUTE MAXIMUM RATINGS

This product contains devices to protect the inputs against damage due to high static voltages, however it is advisable to take normal precaution to avoid application of any voltage higher than the specified maximum rated voltages.
For proper operation it is recommended that $V_{\text {I }}$ and $\mathrm{V}_{\mathrm{O}}$ be higher than $\mathrm{V}_{\mathrm{SS}}$ and lower than $\mathrm{V}_{\mathrm{DD}}$. Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level ( $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ ).

Power Considerations.The average chip-junction temperature, Tj , in Celsius can be obtained from:

> Tj=TA + PD x RthJA

Where:TA = Ambient Temperature.
RthJA =Package thermal resistance (junc-tion-to ambient).
PD = Pint + Pport.
Pint =IDD x VDD (chip internal power).
Pport =Port power dissipation (determined by the user).

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | -0.3 to 7.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | $\mathrm{V}_{\mathrm{SS}}-0.3$ to $\mathrm{V}_{\mathrm{DD}}+0.3^{(1)}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage | $\mathrm{V}_{\mathrm{SS}}-0.3$ to $\mathrm{V}_{\mathrm{DD}}+0.3^{(1)}$ | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Total Current into $\mathrm{V}_{\mathrm{DD}}$ (source) | 80 | mA |
| $\mathrm{~V}_{\mathrm{SS}}$ | Total Current out of $\mathrm{V}_{\mathrm{SS}}$ (sink) | 100 | mA |
| Tj | Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage Temperature | -60 to 150 | ${ }^{\circ} \mathrm{C}$ |

Notes:

- Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- (1) Within these limits, clamping diodes are guarantee to be not conductive. Voltages outside these limits are authorised as long as injection current is kept within the specification.


### 6.2 RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Test Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature | 6 Suffix Version 1 Suffix Version 3 Suffix Version | $\begin{gathered} \hline-40 \\ 0 \\ -40 \end{gathered}$ |  | $\begin{gathered} \hline 85 \\ 70 \\ 125 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| $V_{D D}$ | Operating Supply Voltage <br> (Except ST626xB ROM devices) | $\begin{aligned} & \hline \mathrm{fosc}=4 \mathrm{MHz}, 1 \& 6 \text { Suffix } \\ & \mathrm{f}_{\mathrm{fSc}}=4 \mathrm{MHz}, 3 \text { Suffix } \\ & \text { fosc }=8 \mathrm{MHz}, 1 \& 6 \text { Suffix } \\ & \text { fosc }=8 \mathrm{MHz}, 3 \text { Suffix } \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 3.0 \\ & 3.6 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & \hline 6.0 \\ & 6.0 \\ & 6.0 \\ & 6.0 \end{aligned}$ | V |
|  | Operating Supply Voltage (ST626xB ROM devices) | $\begin{aligned} & \hline \mathrm{fosc}=4 \mathrm{MHz}, 1 \& 6 \text { Suffix } \\ & \mathrm{f}_{\mathrm{fSc}}=4 \mathrm{MHz}, 3 \text { Suffix } \\ & \text { fosc }=8 \mathrm{MHz}, 1 \& 6 \text { Suffix } \\ & \text { fosc }=8 \mathrm{MHz}, 3 \text { Suffix } \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 3.0 \\ & 4.0 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & \hline 6.0 \\ & 6.0 \\ & 6.0 \\ & 6.0 \end{aligned}$ | V |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator Frequency² <br> (Except ST626xB ROM devices) | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, 1 \& 6 \text { Suffix } \\ \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, 3 \text { Suffix } \\ \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, 1 \& 6 \text { Suffix } \\ \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, 3 \text { Suffix } \\ \hline \end{array}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 4.0 \\ & 4.0 \\ & 8.0 \\ & 4.0 \\ & \hline \end{aligned}$ | MHz |
|  | Oscillator Frequency²) (ST626xB ROM devices) | $\begin{aligned} & \hline V_{D D}=3.0 \mathrm{~V}, 1 \& 6 \text { Suffix } \\ & V_{D D}=3.0 \mathrm{~V}, 3 \text { Suffix } \\ & \mathrm{V}_{\mathrm{DD}}=4.0 \mathrm{~V}, 1 \& 6 \text { Suffix } \\ & \mathrm{V}_{\mathrm{DD}}=4.0 \mathrm{~V}, 3 \text { Suffix } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 4.0 \\ & 8.0 \\ & 4.0 \end{aligned}$ | MHz |
| $\mathrm{I}_{\text {INJ+ }}$ | Pin Injection Current (positive) | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  |  | +5 | mA |
| $\mathrm{I}_{\text {INJ. }}$ | Pin Injection Current (negative) | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  |  | -5 | mA |

## Notes:

1. Care must be taken in case of negative current injection, where adapted impedance must be respected on analog sources to not affect the A/D conversion. For a -1 mA injection, a maximum $10 \mathrm{~K} \Omega$ is recommended.
2.An oscillator frequency above 1 MHz is recommended for reliable $A / D$ results

Figure 35. Maximum Operating FREQUENCY (Fmax) Versus SUPPLY VOLTAGE (VD)


The shaded area is outside the recommended operating range; device functionality is not guaranteed under these conditions.

### 6.3 DC ELECTRICAL CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level Voltage All Input pins |  |  |  | $V_{D D} \times 0.3$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level Voltage All Input pins |  | $V_{D D} \times 0.7$ |  |  | V |
| $\mathrm{V}_{\mathrm{Hys}}$ | Hysteresis Voltage ${ }^{(1)}$ All Input pins | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.2 \end{aligned}$ |  |  | V |
| $\mathrm{V}_{\text {up }}$ | LVD Threshold in power-on |  |  | 4.1 | 4.3 |  |
| $\mathrm{V}_{\mathrm{dn}}$ | LVD threshold in powerdown |  | 3.5 | 3.8 |  |  |
| VoL | Low Level Output Voltage All Output pins | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=+3 \mathrm{~mA} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 0.1 \\ & 0.8 \\ & \hline \end{aligned}$ | V |
|  | Low Level Output Voltage 30 mA Sink I/O pins | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A}$ <br> $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=+7 \mathrm{~mA}$ <br> $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$; $\mathrm{I}_{\mathrm{OL}}=+15 \mathrm{~mA}$ |  |  | $\begin{aligned} & \hline 0.1 \\ & 0.8 \\ & 1.3 \end{aligned}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage All Output pins | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3.0 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 4.9 \\ & 3.5 \end{aligned}$ |  |  | V |
| $\mathrm{R}_{\mathrm{PU}}$ | Pull-up Resistance | All Input pins | 40 | 100 | 350 | K $\Omega$ |
|  |  | RESET pin | 150 | 350 | 900 |  |
| ${ }_{1}^{1 / 2}$ | Input Leakage Current All Input pins but RESET | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ (No Pull-Up configured) $V_{I N}=V_{D D}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  | Input Leakage Current RESET pin | $\begin{aligned} & V_{I N}=V_{S S} \\ & V_{I N}=V_{D D} \end{aligned}$ | -8 | -16 | $\begin{aligned} & \hline-30 \\ & 10 \end{aligned}$ |  |
| IDD | Supply Current in RESET Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{RESET}}=\mathrm{V}_{\mathrm{SS}} \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{aligned}$ |  |  | 7 | mA |
|  | Supply Current in RUN Mode ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \quad \mathrm{f}_{\mathrm{INT}}=8 \mathrm{MHz}$ |  |  | 7 | mA |
|  | Supply Current in WAIT Mode ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \quad \mathrm{f}_{\mathrm{INT}}=8 \mathrm{MHz}$ |  |  | 2.5 | mA |
|  | Supply Current in STOP Mode, with LVD disabled ${ }^{(3)}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{LOAD}}=0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  | Supply Current in STOP Mode, with LVD enabled ${ }^{(3)}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{LOAD}}=0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 500 |  |
| Retention | EPROM Data Retention | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | 10 |  |  | years |

Notes:
(1) Hysteresis voltage between switching levels
(2) All peripherals running
(3) All peripherals in stand-by

## DC ELECTRICAL CHARACTERISTICS (Cont'd)

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified))

| Symbol | Parameter | Test Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {up }}$ | LVD Threshold in power-on |  | $\mathrm{V}_{\mathrm{dn}}+50 \mathrm{mV}$ | 4.1 | 4.3 | V |
| $\mathrm{V}_{\mathrm{dn}}$ | LVD threshold in powerdown |  | 3.6 | 3.8 | $\mathrm{V}_{\text {up }}-50 \mathrm{mV}$ | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage All Output pins | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \\ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=+5 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=+10 \mathrm{mAv} \\ \hline \end{array}$ |  |  | $\begin{aligned} & 0.1 \\ & 0.8 \\ & 1.2 \\ & \hline \end{aligned}$ | V |
|  | Low Level Output Voltage 30 mA Sink I/O pins | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=+10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=+20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=+30 \mathrm{~mA} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 0.1 \\ & 0.8 \\ & 1.3 \\ & 2.0 \end{aligned}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage All Output pins | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-5.0 \mathrm{~mA} \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.9 \\ & 3.5 \\ & \hline \end{aligned}$ |  |  | V |
| IDD | Supply Current in STOP Mode, with LVD disabled ${ }^{(*)}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{LOAD}}=0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |

Note: (*) All Peripherals in stand-by.

### 6.4 AC ELECTRICAL CHARACTERISTICS

$\left(T_{A}=-40\right.$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {REC }}$ | Supply Recovery Time ${ }^{(1)}$ |  | 100 |  |  | ms |
| $T_{\text {wee }}$ | EEPROM Write Time | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 5 \\ 10 \\ 20 \end{gathered}$ | $\begin{aligned} & 10 \\ & 20 \\ & 30 \end{aligned}$ | ms |
| Endurance (2) | EEPROM WRITE/ERASE Cycle | $\mathrm{Q}_{\mathrm{A}} \mathrm{L}_{\text {OT }}$ Acceptance ( $25^{\circ} \mathrm{C}$ ) | 300,000 | 1 million |  | cycles |
| Retention | EEPROM Data Retention | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | 10 |  |  | years |
| $\mathrm{f}_{\text {LFAO }}$ | Internal frequency with LFAO active |  | 200 | 400 | 800 | kHz |
| fosg | Internal Frequency with OSG enabled ${ }^{2}$ ) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 2 \\ & 2 \end{aligned}$ |  | $\mathrm{f}_{\text {OSc }}$ | MHz |
| $\mathrm{f}_{\mathrm{RC}}$ | Internal frequency with RC oscillator and OSG disabled ${ }^{2}$ ) ${ }^{3}$ | $\begin{aligned} & \text { VDD=5.0V (Except } 626 \times B \text { ROM) } \\ & \mathrm{R}=47 \mathrm{k} \Omega \\ & \mathrm{R}=100 \mathrm{k} \Omega \\ & \mathrm{R}=470 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 4 \\ 2.7 \\ 800 \end{gathered}$ | $\begin{gathered} 5 \\ 3.2 \\ 850 \end{gathered}$ | $\begin{aligned} & 5.8 \\ & 3.5 \\ & 900 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{kHz} \end{aligned}$ |
|  |  | $\begin{aligned} & \hline \mathrm{VDD=5.0V}(626 \times \mathrm{BROM}) \\ & \mathrm{R}=10 \mathrm{k} \Omega \\ & \mathrm{R}=27 \mathrm{k} \Omega \\ & \mathrm{R}=67 \mathrm{k} \Omega \\ & \mathrm{R}=100 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 4.7 \\ & 2.8 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & 8.2 \\ & 5.9 \\ & 3.6 \\ & 2.8 \end{aligned}$ | $\begin{gathered} 9.8 \\ 7 \\ 4.3 \\ 3.4 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | All Inputs Pins |  |  | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | All Outputs Pins |  |  | 10 | pF |

## Notes:

1. Period for which $V_{D D}$ has to be connected at $O V$ to allow internal Reset function at next power-up.

2 An oscillator frequency above 1 MHz is recommended for reliable $A / D$ results.
3. Measure performed with OSCin pin soldered on PCB, with an around $2 p F$ equivalent capacitance.

### 6.5 A/D CONVERTER CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Res | Resolution |  |  | 8 |  | Bit |
| ATOT | Total Accuracy ${ }^{(1)(2)}$ | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{OSc}}>1.2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}>32 \mathrm{kHz} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \pm 2 \\ & \pm 4 \end{aligned}$ | LSB |
| $\mathrm{t}_{\mathrm{C}}$ | Conversion Time | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}\left(\mathrm{~T}_{\mathrm{A}}<85^{\circ} \mathrm{C}\right) \\ & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \hline 70 \\ 140 \\ \hline \end{gathered}$ |  | $\mu \mathrm{s}$ |
| ZIR | Zero Input Reading | Conversion result when $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ | 00 |  |  | Hex |
| FSR | Full Scale Reading | Conversion result when $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  |  | FF | Hex |
| $\mathrm{AD}_{1}$ | Analog Input Current During Conversion | $V_{D D}=4.5 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{AC}_{\text {IN }}$ | Analog Input Capacitance |  |  | 2 | 5 | pF |

## Notes:

1. Noise at VDD, VSS $<10 \mathrm{mV}$
2. With oscillator frequencies less than 1 MHz , the $\mathrm{A} / \mathrm{D}$ Converter accuracy is decreased.

### 6.6 TIMER CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{f}_{\mathrm{IN}}$ | Input Frequency on TIMER Pin |  |  |  | $\frac{f(N T}{4}$ | MHz |
| ${ }^{\text {tw }}$ | Pulse Width at TIMER Pin | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}>4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline 1 \\ 125 \end{gathered}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |

### 6.7 SPI CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{F}_{\mathrm{CL}}$ | Clock Frequency | Applied on Scl |  |  | 500 | kHz |
| $\mathrm{t}_{\mathrm{SU}}$ | Set-up Time | Applied on Sin |  | 250 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold Time | Applied onSin |  | 50 |  | ns |

### 6.8 ARTIMER ELECTRICAL CHARACTERISTICS

( $T_{A}=-40$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Ualue |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |


| $\mathrm{f}_{\mathrm{IN}}$ | Input Frequency on ARTIMin Pin | RUN and WAIT Modes |  |  |  | MHz |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |

Figure 36. Vol versus lol on all I/O port at Vdd=5V


Figure 37. Vol versus lol on all I/O port at $\mathrm{T}=25^{\circ} \mathrm{C}$


This curves represents typical variations and is given for guidance only

Figure 38. Vol versus lol for High sink (30mA) l/Oports at $\mathrm{T}=\mathbf{2 5}^{\circ} \mathrm{C}$


Figure 39. Vol versus lol for High sink ( 30 mA ) I/O ports at Vdd=5V


Figure 40. Voh versus loh on all I/O port at $25^{\circ} \mathrm{C}$


Figure 41. Voh versus loh on all I/O port at Vdd=5V


Figure 42. Idd WAIT versus $\mathrm{V}_{\mathrm{DD}}$ at 8 Mhz for OTP devices


Figure 43. Idd STOP versus $\mathrm{V}_{\mathrm{DD}}$ for OTP devices


This curves represents typical variations and is given for guidance only

Figure 44. Idd STOP versus $V_{D D}$ for ROM devices


This curves represents typical variations and is given for guidance only
Figure 45. Idd WAIT versus $\mathrm{V}_{\mathrm{DD}}$ at $\mathbf{8 M h z}$ for ROM devices


This curves represents typical variations and is given for guidance only
Figure 46. Idd RUN versus $\mathrm{V}_{\mathrm{DD}}$ at 8 Mhz for ROM and OTP devices


This curves represents typical variations and is given for guidance only

Figure 47. LVD thresholds versus temperature


This curves represents typical variations and is given for guidance only
Figure 48. RC frequency versus $\mathrm{V}_{\mathrm{DD}}$ for ROM ST626xB only


This curves represents typical variations and is given for guidance only

Figure 49. RC frequency versus $\mathrm{V}_{\mathrm{DD}}$ (Except for ST626xB ROM devices)


This curves represents typical variations and is given for guidance only

## 7 PACKAGE MECHANICAL DATA

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are
available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

Figure 50. 28-Pin Plastic Dual In-Line Package, 600-mil Width


Figure 51. 28-Pin Plastic Small Outline Package, 300-mil Width


PACKAGE MECHANICAL DATA (Cont'd)
Figure 52. 28-Ceramic Dual In Line Package, 600-mil Width


Figure 53. 28-Pin Plastic Shrink Small Outline Package


## 8 ORDERING INFORMATION

### 8.1 OTP/EPROM devices

Table 24. OTP/EPROM device ordering information

| Order codes | Program memory (Bytes) | EEPROM (Bytes) | Temperature range | Package |
| :---: | :---: | :---: | :---: | :---: |
| ST62E65CF1 | 3884 (EPROM) | 128 | 0 to $+70^{\circ} \mathrm{C}$ | CDIP20 |
| ST62T55CB6 ST62T55CB3 | 3884 (OTP) | None | $\begin{gathered} -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PDIP28 |
| $\begin{aligned} & \text { ST62T55CM6 } \\ & \text { ST62T55CM3 } \end{aligned}$ |  |  | $\begin{gathered} -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PSO28 |
| ST62T55CN6 ST62T55CN3 |  |  | $\begin{gathered} -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | SSOP28 |
| $\begin{aligned} & \text { ST62T65CB6 } \\ & \text { ST62T65CB3 } \end{aligned}$ | 3884 (OTP) | 128 | $\begin{gathered} -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PDIP28 |
| $\begin{aligned} & \text { ST62T65CM6 } \\ & \text { ST62T65CM3 } \end{aligned}$ |  |  | $\begin{gathered} -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PSO28 |
| ST62T65CN6 ST62T65CN3 |  |  | $\begin{gathered} \hline-40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | SSOP28 |

### 8.1.1 IMPORTANT NOTE

For OTP devices, data retention and programmability must be guaranteed by a screening procedure. Refer to Application Note AN886.

### 8.2 FASTROM devices

The ST62P55C and ST62P65C are the Factory Advanced Service Technique ROM (FASTROM) versions of ST6255C and ST6265C devices.
They offer the same functionality as OTP devices, selecting as FASTROM options the options defined in the programmable option byte of the OTP version.

### 8.2.1 ORDERING INFORMATION

The following section deals with the procedure for transfer of customer codes to STMicroelectronics.

### 8.2.1.1 Transfer of Customer Code

Customer code is made up of the ROM contents and the list of the selected FASTROM options. The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file generated by the development tool. All unused bytes must be set to FFh.
The selected options are communicated to STMicroelectronics using the correctly filled OPTION LIST appended. See page 82.

### 8.2.1.2 Listing generation and verification

When STMicroelectronics receives the user's
ROM contents, a computer listing is generated
from it. This listing refers exactly to the ROM contents and options which will be used to produce the specified MCU. The listing is then returned to the customer who must thoroughly check, complete, sign and return it to STMicroelectronics. The signed listing forms a part of the contractual agreement for the production of the specific customer MCU.
The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Table 25. ROM Memory Map ST62P55C/P65C

| Device Address | Description |
| :---: | :---: |
| 0000h-007Fh | Reserved |
| 0080h-0F9Fh | User ROM |
| OFA0h-0FEFh | Reserved |
| OFF0h-0FF7h | Interrupt Vectors |
| OFF8h-0FFBh | Reserved |
| OFFCh-0FFDh | NMI Interrupt Vector |
| OFFEh-0FFFh | Reset Vector |

Table 26. FASTROM version ordering information

| Sales Type | ROM | EEPROM (Bytes) | Temperature Range | Package |
| :---: | :---: | :---: | :---: | :---: |
| ST62P55CB1/XXX ST62P55CB6/XXX ST62P55CB3/XXX (*) | 3884 Bytes | None | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PDIP28 |
| ST62P55CM1/XXX ST62P55CM6/XXX ST62P55CM3/XXX (*) |  |  | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PSO28 |
| ST62P55CN1/XXX ST62P55CN6/XXX ST62P55CN3/XXX (*) |  |  | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | SSOP28 |
| ST62P65CB1/XXX ST62P65CB6/XXX ST62P65CB3/XXX (*) |  | 128 | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PDIP28 |
| ST62P65CM1/XXX ST62P65CM6/XXX ST62P65CM3/XXX (*) |  |  | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PSO28 |
| ST62P65CN1/XXX ST62P65CN6/XXX ST62P65CN3/XXX (*) |  |  | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | SSOP28 |

(*) Advanced information

### 8.3 ROM DEVICES

The ST6255C and ST6265B are mask programmed ROM versions.
They offer the same functionality as OTP devices, selecting as ROM options the options defined in the programmable option byte of the OTP version, except the LVD \& OSG options that are not available on the ST6265B ROM device.

Figure 54. Programming Waveform


### 8.3.1 ROM READOUT PROTECTION

If the ROM READOUT PROTECTION option is selected, a protection fuse can be blown to prevent any access to the program memory content.
In case the user wants to blow this fuse, high voltage must be applied on the TEST pin.

Figure 55. Programming Circuit


Note: ZPD15 is used for overvoltage protection

### 8.3.2 Transfer of Customer Code

Customer code is made up of the ROM contents and the list of the selected mask options. The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file generated by the development tool. All unused bytes must be set to FFh.
The selected mask options are communicated to STMicroelectronics using the correctly filled OPTION LIST appended. See page 82.

### 8.3.3 Listing Generation and Verification

When STMicroelectronics receives the user's ROM contents, a computer listing is generated from it. This listing refers exactly to the mask which will be used to produce the specified MCU. The listing is then returned to the customer who must thoroughly check, complete, sign and return it to STMicroelectronics. The signed listing forms a part of the contractual agreement for the creation of the specific customer mask.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Table 27. ROM Memory Map for ST6255C/65B

| Device Address | Description |
| :---: | :---: |
| 0000h-007Fh | Reserved |
| 0080h-0F9Fh | User ROM |
| OFAOh-0FEFh | Reserved |
| OFFOh-0FF7h | Interrupt Vectors |
| OFF8h-0FFBh | Reserved |
| OFFCh-0FFDh | NMI Interrupt Vector |
| OFFEh-OFFFh | Reset Vector |

Table 28. ROM device ordering Information

| Order code | ROM | EEPROM (Bytes) | Temperature range | Package |
| :---: | :---: | :---: | :---: | :---: |
| ST6255CB1/XXX ST6255CB6/XXX ST6255CB3/XXX | 3884 Bytes | None | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PDIP28 |
| $\begin{aligned} & \hline \text { ST6255CM1/XXX } \\ & \text { ST6255CM6/XXX } \\ & \text { ST6255CM3/XXX } \end{aligned}$ |  |  | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PSO28 |
| ST6255CN1/XXX ST6255CN6/XXX ST6255CN3/XXX |  |  | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | SSOP28 |
| $\begin{aligned} & \hline \text { ST6265BB1/XXX } \\ & \text { ST6265BB6/XXX } \\ & \text { ST6265BB3/XXX } \end{aligned}$ |  | 128 | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PDIP28 |
| $\begin{aligned} & \hline \text { ST6265BM1/XXX } \\ & \text { ST6265BM6/XXX } \\ & \text { ST6265BM3/XXX } \end{aligned}$ |  |  | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | PSO28 |
| ST6265BN1/XXX ST6265BN6/XXX ST6265BN3/XXX |  |  | $\begin{gathered} 0 \text { to }+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ -40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | SSOP28 |

## ST6255C/65B/P55C/P65C MICROCONTROLLER OPTION LIST

Customer:
Address:

Contact:
Phone:
Reference:
STMicroelectronics references:
Device:
Package:
Conditioning option:
Temperature Range:
ST6255C (4 KB) ST62P55C (4 KB)

## ] ST6265B (4 KB) ST62P65C (4 KB)

Temperature Range:
] Dual in Line Plastic
Small Outline Plastic with conditioning ] Shrink Small Outline Plastic with conditioning

## Marking:

[ ] Standard (Tube)
[] Tape \& Reel
[] $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
[] $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
[] $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

1 Standard marking
[ ] Special marking (ROM only):
PDIP28 (10 char. max)
PSO28 (8 char. max):
$\qquad$
SSOP28 (11 char. max)

$-----$ and spaces only.
Authorized characters are letters, digits, '.', '-', '/' and spaces only

Oscillator Safeguard*:
Oscillator Selection:
Reset Delay
Watchdog Selection:
PB1:PB0 pull-up at RESET*:
PB3:PB2 pull-up at RESET*:
External STOP Mode Control:
[] Enabled
[ ] Quartz crystal / Ceramic resonator
[] RC network
[ ] 32768 cycle delay [ ] 2048 cycle delay
[ ] Software Activation
[] Enabled
[] Enabled
[] Enabled
[ ] Hardware Activation
[ ] Disabled
[] Disabled
[] Disabled

Readout Protection:
FASTROM:
[] Enabled
ROM:
[] Enabled
[ ] Fuse is blown by STMicroelectronics
[] Fuse can be blown by the customer
[] Disabled
Low Voltage Detector*:
NMI pull-up*:
ADC Synchro*:
*except on ST6265B
[] Enabled
[ ] Enabled
[] Enabled
[] Disabled
[ ] Disabled
[ ] Disabled

## Comments:

Oscillator Frequency in the application:
Supply Operating Range in the application:
Notes:
Date:
Signature:

## 9 REVISION HISTORY

## Table 29. Document revision history

| Date | Rev. | Main Changes |
| :---: | :---: | :--- |
| Jul-2001 | 2.9 | Modification of "Additional Notes for EEPROM Parallel Mode" (p.13) <br> In section 4.2.4 on page 45: vector \#4 instead of vector \#3 in description of bit 6 (TSCR regis- <br> ter). <br> Changed fRC values in section 6.4 on page 68 <br> Changed Figure 48 on page 74. <br> Changed option list on page 84. |
| $31-M a r-2009$ | 3 | Updated part numbers on page 1 and section 8 on page 78 <br> Replaced 255 by 256 in the formula for max resolution ARTIMout duty cycle in section 4.3.2 on <br> page 45 <br> Altered note in "Capture Mode With Reset Of Counter And Prescaler, and PWM generation" <br> paragraph on page 48 <br> Added a note in the description of ARMC register in section 4.3.3 on page 49 <br> Added Section 8.1.1 IMPORTANT NOTE on page 78 |
| Added ECOPACK information in section 7 on page 75 |  |  |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.
All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2009 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

## www.st.com

